Title: Higher-Level Hardware Synthesis, Author: Richard Sharp
Title: High-Level Synthesis: from Algorithm to Digital Circuit, Author: Philippe Coussy
Title: Writing Testbenches: Functional Verification of HDL Models, Author: Janick Bergeron
Title: Optimized ASIP Synthesis from Architecture Description Language Models, Author: Oliver Schliebusch
Title: System Specification & Design Languages: Best of FDL'02, Author: Eugenio Villar
Title: Architecture Exploration for Embedded Processors with LISA, Author: Andreas Hoffmann
Title: The e Hardware Verification Language, Author: Sasan Iman
Title: Writing Testbenches using SystemVerilog, Author: Janick Bergeron
Title: Writing Testbenches: Functional Verification of HDL Models, Author: Janick Bergeron
Title: Analog and Mixed-Signal Hardware Description Language, Author: A. Vachoux
Title: High-Level System Modeling: Specification Languages, Author: Jean-Michel Bergé
Title: Practical Formal Methods for Hardware Design, Author: Carlos Delgado Kloos