Title: High-Level Synthesis: from Algorithm to Digital Circuit, Author: Philippe Coussy
Title: Optimized ASIP Synthesis from Architecture Description Language Models, Author: Oliver Schliebusch
Title: Writing Testbenches using SystemVerilog, Author: Janick Bergeron
Title: Higher-Level Hardware Synthesis, Author: Richard Sharp
Title: System-on-Chip Methodologies & Design Languages, Author: Peter J. Ashenden
Title: The e Hardware Verification Language, Author: Sasan Iman
Title: Practical Formal Methods for Hardware Design, Author: Carlos Delgado Kloos
Title: Architecture Exploration for Embedded Processors with LISA, Author: Andreas Hoffmann