Title: Formal Semantics and Proof Techniques for Optimizing VHDL Models / Edition 1, Author: Kothanda Umamageswaran
Title: Formal Semantics and Proof Techniques for Optimizing VHDL Models, Author: Kothanda Umamageswaran