A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures / Edition 1

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures / Edition 1

5.0 1
by Ian N. Dunn, Gerard G.L. Meyer
     
 

ISBN-10: 0306477432

ISBN-13: 9780306477430

Pub. Date: 04/30/2003

Publisher: Springer US

Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The

…  See more details below

Overview

Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure

Read More

Product Details

ISBN-13:
9780306477430
Publisher:
Springer US
Publication date:
04/30/2003
Series:
Series in Computer Science
Edition description:
2003
Pages:
108
Product dimensions:
6.10(w) x 9.25(h) x 0.01(d)

Table of Contents

1. Introduction.
2. Parallel Computing.
3. Parallel Algorithm Synthesis Procedure.
4. Review of Matrix Factorization.
5. Case Study 1: Parallel Fast Givens QR.
6. Case Study 2: Parallel Compact WY QR.
7. Case Study 3: Parallel Bidiagonalization.
8. Conclusion.

Customer Reviews

Average Review:

Write a Review

and post it to your social network

     

Most Helpful Customer Reviews

See all customer reviews >

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures 0 out of 5 based on 0 ratings. 0 reviews.