Advanced FPGA Design: Architecture, Implementation, and Optimization / Edition 1

Hardcover (Print)
Used and New from Other Sellers
Used and New from Other Sellers
from $91.33
Usually ships in 1-2 business days
(Save 29%)
Other sellers (Hardcover)
  • All (10) from $91.33   
  • New (7) from $91.33   
  • Used (3) from $128.75   


This book provides the advanced issues of FPGA design as the underlying theme of the work. In practice, an engineer typically needs to be mentored for several years before these principles are appropriately utilized. The topics that will be discussed in this book are essential to designing FPGA's beyond moderate complexity. The goal of the book is to present practical design techniques that are otherwise only available through mentorship and real-world experience.

Read More Show Less

Editorial Reviews

From the Publisher
"Advanced FPGA Design is an excellent and concise reference book that is suitable for engineers already familiar with the fundamentals of FPGA design. (IEEE Signal Processing Magazine, November 2008)
Read More Show Less

Product Details

  • ISBN-13: 9780470054376
  • Publisher: Wiley
  • Publication date: 6/29/2007
  • Edition description: New Edition
  • Edition number: 1
  • Pages: 352
  • Sales rank: 1,060,133
  • Product dimensions: 6.42 (w) x 9.19 (h) x 0.91 (d)

Meet the Author

Steve Kilts is a cofounder and principal engineer at Spectrum Design Solutions, an engineering consulting firm based out of Minneapolis, Minnesota ( Mr. Kilts and his team at Spectrum have successfully completed projects for clients ranging from Fortune 100 companies to small start-ups. His FPGA design experience is extensive and includes applications in audio, DSP, high-speed computing and bus architectures, IC testers, industrial automation and control, embedded microprocessors, PCI, medical system design, commercial aviation, and ASIC prototyping. Mr. Kilts has many years of experience making performance trade-offs for FPGA designs targeting high speed, area reduction, and low power. He holds a master of science degree in electrical engineering from the University of Minnesota.

Read More Show Less

Read an Excerpt

Click to read or download

Read More Show Less

Table of Contents



Chapter 1. Architecting Speed.

High Throughput.

Low Latency.


Add Register Layers.

Parallel Structures.

Flatten Logic Structures.

Register Balancing.

Reorder Paths.

Summary of Key Points.

Chapter 2. Architecting Area.

Rolling-up the Pipeline.

Control Based Logic Reuse.

Resource Sharing.

Impact of Reset on Area.

Resources without Reset.

Resources without Set.

Resources without Asynchronous Reset.

Resetting RAM.

Utilizing Set/Reset Flip-Flop Pins.

Summary of Key Points.

Chapter 3. Architecting Power.

Clock Gating.

Clock Skew.

Managing Skew.

Gated Domains.

Input Control.

Reducing the Voltage Supply.

Dual-Edge Triggered Flip-Flops.

Modifying Terminations .

Summary of Key Points .

Chapter 4. Example Design: The Advanced Encryption Standard.

AES Architectures.

Compact Architecture.

Partially Pipelined Architecture.

Fully Pipelined Architecture.

Performance versus Area.

Other Optimizations.

Chapter 5. High Level Design.

Abstract Design Techniques.

Graphical State Machines.

DSP Design.

Software/Hardware Co-Design.

Summary of Key Points.

Chapter 6. Clock Domains.

Crossing Clock Domains.


Solution 1: Phase Control.

Solution 2: Double-flopping.

Solution 3: FIFO Structure.

Partitioning Synchronizer Blocks.

Gated Clocks in ASIC Prototypes.

Clocks Module.

Gating Removal.

Summary of Key Points.

Chapter 7. Example Design: I2S versus SPDIF.



Hardware Architecture.




Hardware Architecture.


Chapter 8. Implementing Math Functions.

Hardware Division.

Multiply and Shift.

Iterative Division.

The Goldschmidt Method.

Taylor and Maclaurin Series Expansion.

The CORDIC Algorithm.

Summary of Key Points.

Chapter 9. Example Design: Floating Point Unit.

Floating Point Formats.

Pipelined Architecture.

Verilog Implementation.

Resources and Performance.

Chapter 10. Reset Circuits.

Asynchronous versus Synchronous.

Problems with Fully Asynchronous Resets.

Fully Synchronized Resets.

Asynchronous Assertion, Synchronous Deassertion.

Mixing Reset Types.

Non-Resetable Flip-Flops.

Internally Generated Resets.

Multiple Clock Domains.

Summary of Key Points.

Chapter 11. Advanced Simulation.

Testbench Architecture.

Testbench Components.

Testbench Flow.

Main Thread.

Clocks and Resets.


System Stimulus.


Bus-functional Models.

Code Coverage.

Gate Level Simulations.

Toggle Coverage.

Run-Time Traps.


Glitch Rejection.

Combinatorial Delay Modeling.

Summary of Key Points.

Chapter 12. Coding for Synthesis.

Decision Trees.

Priority versus Parallel.

Full Conditions.

Multiple Control Branches.


Blocking versus Nonblocking.

For Loops.

Combinatorial Loops.

Inferred Latches.


Design Organization.


Datapath versus Control.

Clock and Reset Structures.

Multiple Instantiations.




Parameters in Verilog-2001.

Summary of Key Points.

Chapter 13. Example Design: The Secure Hash Algorithm.

SHA-1 Architecture.

Implementation Results.

Chapter 14. Synthesis Optimization.

Speed versus Area.

Resource Sharing.

Pipelining, Retiming, and Register Balancing.

The Effect of Reset on Register Balancing.

Resynchronization Registers.

FSM Compilation.

Removal of Unreachable States.

Black Boxes.

Physical Synthesis.

Forward versus Back-Annotation.

Graph Based Physical Synthesis.

Summary of Key Points.

Chapter 15. Floorplanning.

Design Partitioning.

Critical Path Floorplanning.

Floorplanning Dangers.

Optimal Floorplanning.

Data Path.

High Fan-Out.

Device Structure.


Reducing Power Dissipation.

Summary of Key Points.

Chapter 16. Place and Route Optimization.

Optimal Constraints.

Relationship between Placement and Routing.

Logic Replication.

Optimization across Hierarchy.

I/O Registers.

Pack Factor.

Mapping Logic into RAM.

Register Ordering.

Placement Seed.

Guided Place and Route.

Summary of Key Points.

Chapter 17. Example Design: Microprocessor.

SRC Architecture.

Synthesis Optimizations.

Speed versus Area.


Physical Synthesis.

Floorplan Optimizations.

Partitioned Floorplan.

Critical Path Floorplan: Abstraction 1.

Critical Path Floorplan: Abstraction 2.

Chapter 18. Static Timing Analysis.

Standard Analysis.


Asynchronous Circuits.

Combinatorial Feedback.

Event Driven Clocks.

Summary of Key Points.

Chapter 19. PCB Issues.

Power Supply.

Supply Requirements.


Decoupling Capacitors.


Calculating Values.

Capacitor Placement.

Power Planes.

Modeling Signal Reflections.

Spice Simulations.



Code Modifications.

FPGA Editor.






Summary of Key Points.

Appendix A.

Appendix B.



Read More Show Less

Customer Reviews

Average Rating 5
( 2 )
Rating Distribution

5 Star


4 Star


3 Star


2 Star


1 Star


Your Rating:

Your Name: Create a Pen Name or

Barnes & Review Rules

Our reader reviews allow you to share your comments on titles you liked, or didn't, with others. By submitting an online review, you are representing to Barnes & that all information contained in your review is original and accurate in all respects, and that the submission of such content by you and the posting of such content by Barnes & does not and will not violate the rights of any third party. Please follow the rules below to help ensure that your review can be posted.

Reviews by Our Customers Under the Age of 13

We highly value and respect everyone's opinion concerning the titles we offer. However, we cannot allow persons under the age of 13 to have accounts at or to post customer reviews. Please see our Terms of Use for more details.

What to exclude from your review:

Please do not write about reviews, commentary, or information posted on the product page. If you see any errors in the information on the product page, please send us an email.

Reviews should not contain any of the following:

  • - HTML tags, profanity, obscenities, vulgarities, or comments that defame anyone
  • - Time-sensitive information such as tour dates, signings, lectures, etc.
  • - Single-word reviews. Other people will read your review to discover why you liked or didn't like the title. Be descriptive.
  • - Comments focusing on the author or that may ruin the ending for others
  • - Phone numbers, addresses, URLs
  • - Pricing and availability information or alternative ordering information
  • - Advertisements or commercial solicitation


  • - By submitting a review, you grant to Barnes & and its sublicensees the royalty-free, perpetual, irrevocable right and license to use the review in accordance with the Barnes & Terms of Use.
  • - Barnes & reserves the right not to post any review -- particularly those that do not follow the terms and conditions of these Rules. Barnes & also reserves the right to remove any review at any time without notice.
  • - See Terms of Use for other conditions and disclaimers.
Search for Products You'd Like to Recommend

Recommend other products that relate to your review. Just search for them below and share!

Create a Pen Name

Your Pen Name is your unique identity on It will appear on the reviews you write and other website activities. Your Pen Name cannot be edited, changed or deleted once submitted.

Your Pen Name can be any combination of alphanumeric characters (plus - and _), and must be at least two characters long.

Continue Anonymously
Sort by: Showing all of 2 Customer Reviews
  • Anonymous

    Posted July 9, 2007

    Very helpful

    This book contains excellent information for FPGA designers who want to take their skills to the next level. The depth of coverage is outstanding.

    Was this review helpful? Yes  No   Report this review
  • Anonymous

    Posted July 18, 2007

    Excellent overview of topics

    I felt the author did a great job of covering the important issues with respect to real world FPGA design. I would recommend this book to anyone who designs FPGAs professionally. There are many topics covered in this book that most FPGA designers are not aware of, and thus this is a very useful reference to have on hand.

    Was this review helpful? Yes  No   Report this review
Sort by: Showing all of 2 Customer Reviews

If you find inappropriate content, please report it to Barnes & Noble
Why is this product inappropriate?
Comments (optional)