Analysis and Design of Networks-on-Chip Under High Process Variation
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.
1133677773
Analysis and Design of Networks-on-Chip Under High Process Variation
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.
109.99
In Stock
5
1

Analysis and Design of Networks-on-Chip Under High Process Variation
141
Analysis and Design of Networks-on-Chip Under High Process Variation
141Paperback(Softcover reprint of the original 1st ed. 2015)
$109.99
109.99
In Stock
Product Details
ISBN-13: | 9783319798370 |
---|---|
Publisher: | Springer International Publishing |
Publication date: | 03/23/2019 |
Edition description: | Softcover reprint of the original 1st ed. 2015 |
Pages: | 141 |
Product dimensions: | 6.10(w) x 9.25(h) x (d) |
About the Author
From the B&N Reads Blog