Comprehensive Functional Verification: The Complete Industry Cycle

Hardcover (Print)
Used and New from Other Sellers
Used and New from Other Sellers
from $84.85
Usually ships in 1-2 business days
(Save 5%)
Other sellers (Hardcover)
  • All (2) from $84.85   
  • New (1) from $84.85   
  • Used (1) from $162.99   

Overview

As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically—functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text.

A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task. Additionally, the major vendors (Mentor Graphics, Cadence Design Systems, Verisity, and Synopsys) have implemented key examples from the text and made these available on line, so that the reader can test out the methods described in the text.

One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals.

As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text.

A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task. Additionally, the major vendors (Mentor Graphics, Cadence Design Systems, Verisity, and Synopsys) have implemented key examples from the text and made these available on line, so that the reader can test out the methods described in the text

Read More Show Less

Editorial Reviews

From the Publisher
Part I: Introduction to Verification

Chapter 1: Verification in the Chip Design Process
1.1 Introduction to Functional Verification
1.2 The Verification Challenge
1.3 Mission and Goals of Verification
1.4 Cost of Verification
1.5 Areas of Verification beyond the scope of this book
1.6 The Verification Cycle: A Structured Process
1.7 Summary
1.8 Exercises

Chapter 2: Verification Flow
2.1 Verification Hierarchy
2.2 Strategy of Verification
2.3 Summary
2.4 Exercises

Chapter 3: Fundamentals of Simulation Based Verification
3.1 Basic Verification Environment: A Test Bench
3.2 Observation Points: Black-box, White-box and Grey-box verification
3.3 Assertion Based Verification – An overview
3.4 Test benches and Testing Strategies
3.5 Summary
3.6 Exercises

Chapter 4: The Verification Plan
4.1 The Functional Specification
4.2 The Evolution of the Verification Plan
4.3 Contents of the Verification Plan
4.4 Verification example: Calc1
4.5 Summary
4.6 Exercises

Part II: Simulation Based Verification

Chapter 5: HDLs and Simulation Engines

5.1 Hardware Description Languages
5.2 Simulation Engines - Introduction
5.3 Event-Driven Simulation
5.4 Improving Simulation Throughput
5.5 Cycle-Based Simulation
5.6 Waveform Viewers
5.7 Summary
5.8 Exercises

Chapter 6: Creating Environments
6.1 Testbench Writing Tools
6.2 Verification Coverage
6.3 Summary
6.4 Exercises

Chapter 7: Strategies for Simulation based Stimulus Generation
7.1 Calc2 Overview
7.2 Strategies for Stimulus Generation
7.3 Summary
7.4 Exercises

Chapter 8: Strategies for Results Checking in Simulation Based Verification
8.1 Types of Result Checking
8.2 Debug
8.3 Summary
8.4 Exercises

Chapter 9: Pervasive Function Verification
9.1 System Reset and Bring-up
9.2 Error and Degraded Mode Handling
9.3 Verifying Hardware Debug Assists
9.4 Low Power Mode Verification
9.5 Summary
9.6 Exercises

Chapter 10: Re-Use Strategies and System Simulation
10.1: Re-Use Strategies
10.2: System Simulation
10.3: Beyond General Purpose Logic Simulation
10.4: Summary
10.5: Exercises

Part III: Formal Verification

Chapter 11 Introduction to Formal Verification
11.1 Foundations
11.2 Formal Boolean Equivalence Checking
11.3 Functional Formal Verification – Property Checking
11.4 Summary
11.5 Exercises

Chapter 12 Using Formal Verification
12.1 Property Specification Using an HDL Library
12.2 The Property Specification Language PSL
12.3 Property Checking Using Formal Verification
12.4 Summary
12.5 Exercises

Part IV: Comprehensive Verification

Chapter 13: Completing the Verification Cycle
13.1 Regression
13.2 Problem Tracking
13.3 Tape-Out Readiness
13.4 Escape Analysis
13.5 Summary
13.6 Exercises

Chapter 14: Advanced Verification Techniques
14.1 Save verification cycles – bootstrapping the verification process
14.2 High-Level modeling – concepts
14.3 Coverage-Directed Generation
14.4 Summary
14.5 Exercises

Part V: Case Studies

Chapter 15: Case Studies
15.1 The Line Delete Escape
15.2 Branch History Table
15.3 Network Processor
15.4 Summary
Glossary
References

Read More Show Less

Product Details

  • ISBN-13: 9780127518039
  • Publisher: Elsevier Science
  • Publication date: 6/28/2005
  • Series: Systems on Silicon Series
  • Edition description: New Edition
  • Pages: 704
  • Product dimensions: 7.50 (w) x 9.44 (h) x 1.70 (d)

Table of Contents

Part I: Introduction to Verification

Chapter 1: Verification in the Chip Design Process
Chapter 2: Verification Flow
Chapter 3: Fundamentals of Simulation Based Verification
Chapter 4: The Verification Plan

Part II: Simulation-Based Verification

Chapter 5: HDLs and Simulation Engines
Chapter 6: Creating Environments
Chapter 7: Strategies for Simulation-based Stimulus Generation
Chapter 8: Strategies for Results Checking in Chapter 9: Pervasive Function Verification
Chapter 10: Re-Use Strategies and System Simulation

Part III: Formal Verification

Chapter 11 Introduction to Formal Verification
Chapter 12 Using Formal Verification

Part IV: Comprehensive Verification

Chapter 13: Completing the Verification Cycle
Chapter 14: Advanced Verification Techniques

Part V: Case Studies

Chapter 15: Case Studies

Glossary
References

Read More Show Less

Customer Reviews

Be the first to write a review
( 0 )
Rating Distribution

5 Star

(0)

4 Star

(0)

3 Star

(0)

2 Star

(0)

1 Star

(0)

Your Rating:

Your Name: Create a Pen Name or

Barnes & Noble.com Review Rules

Our reader reviews allow you to share your comments on titles you liked, or didn't, with others. By submitting an online review, you are representing to Barnes & Noble.com that all information contained in your review is original and accurate in all respects, and that the submission of such content by you and the posting of such content by Barnes & Noble.com does not and will not violate the rights of any third party. Please follow the rules below to help ensure that your review can be posted.

Reviews by Our Customers Under the Age of 13

We highly value and respect everyone's opinion concerning the titles we offer. However, we cannot allow persons under the age of 13 to have accounts at BN.com or to post customer reviews. Please see our Terms of Use for more details.

What to exclude from your review:

Please do not write about reviews, commentary, or information posted on the product page. If you see any errors in the information on the product page, please send us an email.

Reviews should not contain any of the following:

  • - HTML tags, profanity, obscenities, vulgarities, or comments that defame anyone
  • - Time-sensitive information such as tour dates, signings, lectures, etc.
  • - Single-word reviews. Other people will read your review to discover why you liked or didn't like the title. Be descriptive.
  • - Comments focusing on the author or that may ruin the ending for others
  • - Phone numbers, addresses, URLs
  • - Pricing and availability information or alternative ordering information
  • - Advertisements or commercial solicitation

Reminder:

  • - By submitting a review, you grant to Barnes & Noble.com and its sublicensees the royalty-free, perpetual, irrevocable right and license to use the review in accordance with the Barnes & Noble.com Terms of Use.
  • - Barnes & Noble.com reserves the right not to post any review -- particularly those that do not follow the terms and conditions of these Rules. Barnes & Noble.com also reserves the right to remove any review at any time without notice.
  • - See Terms of Use for other conditions and disclaimers.
Search for Products You'd Like to Recommend

Recommend other products that relate to your review. Just search for them below and share!

Create a Pen Name

Your Pen Name is your unique identity on BN.com. It will appear on the reviews you write and other website activities. Your Pen Name cannot be edited, changed or deleted once submitted.

 
Your Pen Name can be any combination of alphanumeric characters (plus - and _), and must be at least two characters long.

Continue Anonymously

    If you find inappropriate content, please report it to Barnes & Noble
    Why is this product inappropriate?
    Comments (optional)