Computer Architecture: Complexity and Correctness / Edition 1

Computer Architecture: Complexity and Correctness / Edition 1

ISBN-10:
3540674810
ISBN-13:
9783540674818
Pub. Date:
06/16/2000
Publisher:
Springer Berlin Heidelberg
ISBN-10:
3540674810
ISBN-13:
9783540674818
Pub. Date:
06/16/2000
Publisher:
Springer Berlin Heidelberg
Computer Architecture: Complexity and Correctness / Edition 1

Computer Architecture: Complexity and Correctness / Edition 1

Hardcover

$54.99
Current price is , Original price is $54.99. You
$54.99 
  • SHIP THIS ITEM
    In stock. Ships in 1-2 days. Not Eligible for Free Shipping
  • PICK UP IN STORE

    Your local store may have stock of this item.

  • SHIP THIS ITEM

    Temporarily Out of Stock Online

    Please check back later for updated availability.


Overview

Computer Architecture: Complexity and Correctness develops, at the gate level, the complete design of a pipelined RISC processor with delayed branch, forwarding, hardware interlock, precise maskable nested interrupts, caches, and a fully IEEE-compliant floating point unit. In contrast to other design approaches applied in practice and unlike other textbooks available, the design presented here are modular, clean and complete up to the construction of entire complex machines. The authors' systematically basing their approach on rigorous mathematical formalisms allows for rigorous correctness proofs, accurate hardware costs determination, and performance evaluation as well as, generally speaking, for coverage of a broad variety of relevant issues within a reasonable number of pages. The book is written as a text for classes on computer architecture and related topics and will serve as a valuable source of reference for professionals in hardware design.

Product Details

ISBN-13: 9783540674818
Publisher: Springer Berlin Heidelberg
Publication date: 06/16/2000
Edition description: 2000
Pages: 553
Product dimensions: 7.01(w) x 10.00(h) x 0.05(d)

Table of Contents

1 Introduction.- 2 Basics.- 3 A Sequential DLX Design.- 4 Basic Pipelining.- 5 Interrupt Handling.- 6 Memory System Design.- 7 IEEE Floating Point Standard and Theory of Rounding.- 8 Floating Point Algorithms and Data Paths.- 9 Pipelined DLX Machine with Floating Point Core.- A DLX Instruction Set Architecture.- A.1 DLX Fixed-Point Core: FXU.- A.1.1 Instruction Formats.- A.1.2 Instruction Set Coding.- A.2 Floating-Point Extension.- A.2.1 FPU Register Set.- A.2.2 FPU Instruction Set.- B Specification of the FDLX Design.- B.1 RTL Instructions of the FDLX.- B.1.l Stage IF.- B.1.2 Stage ID.- B.1.3 Stage EX.- B.1.4 Stage M.- B.1.5 Stage WB.- B.2 Control Automata of the FDLX Design.- B.2.1 Automaton Controlling Stage ID.- B.2.2 Precomputed Control.
From the B&N Reads Blog

Customer Reviews