Embedded Computer Systems: Architectures, Modeling, and Simulation: 5th International Workshop, SAMOS 2005, Samos, Greece, July 18-20, Proceedings / Edition 1

Embedded Computer Systems: Architectures, Modeling, and Simulation: 5th International Workshop, SAMOS 2005, Samos, Greece, July 18-20, Proceedings / Edition 1

by Timo D. Hamalainen
     
 

This book constitutes the refereed proceedings of the 5th International Workshop on Systems, Architectures, Modeling, and Simulation, SAMOS 2005, held in Samos, Greece in July 2005.

The 49 revised full papers presented were thoroughly reviewed and selected from 114 submissions. The papers are organized in topical sections on reconfigurable system design and

See more details below

Overview

This book constitutes the refereed proceedings of the 5th International Workshop on Systems, Architectures, Modeling, and Simulation, SAMOS 2005, held in Samos, Greece in July 2005.

The 49 revised full papers presented were thoroughly reviewed and selected from 114 submissions. The papers are organized in topical sections on reconfigurable system design and implementations, processor architectures, design and simulation, architectures and implementations, system level design, and modeling and simulation.

Product Details

ISBN-13:
9783540269694
Publisher:
Springer Berlin Heidelberg
Publication date:
08/23/2005
Series:
Lecture Notes in Computer Science / Theoretical Computer Science and General Issues Series, #3553
Edition description:
2005
Pages:
476
Product dimensions:
1.00(w) x 6.14(h) x 9.21(d)

Table of Contents

Keynote.- Platform Thinking in Embedded Systems.- Reconfigurable System Design and Implementations.- Interprocedural Optimization for Dynamic Hardware Configurations.- Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques.- Reconfigurable Multiple Operation Array.- RAPANUI: Rapid Prototyping for Media Processor Architecture Exploration.- Data-Driven Regular Reconfigurable Arrays: Design Space Exploration and Mapping.- Automatic FIR Filter Generation for FPGAs.- Two-Dimensional Fast Cosine Transform for Vector-STA Architectures.- Configurable Computing for High-Security/High-Performance Ambient Systems.- FPL-3E: Towards Language Support for Reconfigurable Packet Processing.- Processor Architectures, Design and Simulation.- Flux Caches: What Are They and Are They Useful?.- First-Level Instruction Cache Design for Reducing Dynamic Energy Consumption.- A Novel JAVA Processor for Embedded Devices.- Formal Specification of a Prool Processor.- Tuning a Prool Processor Architecture Towards DSP Operations.- Observations on Power-Efficiency Trends in Mobile Communication Devices.- CORDIC-Augmented Sandbridge Processor for Channel Equalization.- Power-Aware Branch Logic: A Hardware Based Technique for Filtering Access to Branch Logic.- Exploiting Intra-function Correlation with the Global History Stack.- Power Efficient Instruction Caches for Embedded Systems.- Micro-architecture Performance Estimation by Formula.- Offline Phase Analysis and Optimization for Multi-configuration Processors.- Hardware Cost Estimation for Application-Specific Processor Design.- Ultra Fast Cycle-Accurate Compiled Emulation of Inorder Pipelined Architectures.- Generating Stream Based Code from Plain C.- Fast Real-Time Job Selection with Resource Constraints Under Earliest Deadline First.- A Programming Model for an Embedded Media Processing Architecture.- Automatic ADL-Based Assembler Generation for ASIP Programming Support.- Sandbridge Software Tools.- Architectures and Implementations.- A Hardware Accelerator for Controlling Access to Multiple-Unit Resources in Safety/Time-Critical Systems.- Pattern Matching Acceleration for Network Intrusion Detection Systems.- Real-Time Stereo Vision on a Reconfigurable System.- Application of Very Fast Simulated Reannealing (VFSR) to Low Power Design.- Compressed Swapping for NAND Flash Memory Based Embedded Systems.- A Radix-8 Multiplier Design and Its Extension for Efficient Implementation of Imaging Algorithms.- A Scalable Embedded JPEG2000 Architecture.- A Routing Paradigm with Novel Resources Estimation and Routability Models for X-Architecture Based Physical Design.- Benchmarking Mesh and Hierarchical Bus Networks in System-on-Chip Context.- DDM-CMP: Data-Driven Multithreading on a Chip Multiprocessor.- System Level Design, Modeling and Simulation.- Modeling NoC Architectures by Means of Deterministic and Shastic Petri Nets.- High Abstraction Level Design and Implementation Framework for Wireless Sensor Networks.- The ODYSSEY Tool-Set for System-Level Synthesis of Object-Oriented Models.- Design and Implementation of a WLAN Terminal Using UML 2.0 Based Design Flow.- Rapid Implementation and Optimisation of DSP Systems on SoPC Heterogeneous Platforms.- DVB-DSNG Modem High Level Synthesis in an Optimized Latency Insensitive System Context.- SystemQ: A Queuing-Based Approach to Architecture Performance Evaluation with SystemC.- Moving Up to the Modeling Level for the Transformation of Data Structures in Embedded Multimedia Applications.- A Case for Visualization-Integrated System-Level Design Space Exploration.- Mixed Virtual/Real Prototypes for Incremental System Design – A Proof of Concept.

Read More

Customer Reviews

Average Review:

Write a Review

and post it to your social network

     

Most Helpful Customer Reviews

See all customer reviews >