Formal Verification of Circuits / Edition 1

Formal Verification of Circuits / Edition 1

by Rolf Drechsler
     
 

Formal verification has become one of the most important steps in circuit design. Since circuits can contain several million transistors, verification of such large designs becomes more and more difficult. Pure simulation cannot guarantee the correct behavior and exhaustive simulation is often impossible. However, many designs, like ALUs, have very regular structures… See more details below

Overview

Formal verification has become one of the most important steps in circuit design. Since circuits can contain several million transistors, verification of such large designs becomes more and more difficult. Pure simulation cannot guarantee the correct behavior and exhaustive simulation is often impossible. However, many designs, like ALUs, have very regular structures that can be easily described at a higher level of abstraction. For example, describing (and verifying) an integer multiplier at the bit-level is very difficult, while the verification becomes easy when the outputs are grouped to build a bit-string. Recently, several approaches for formal circuit verification have been proposed that make use of these regularities. These approaches are based on Word-Level Decision Diagrams (WLDDs) which are graph-based representations of functions (similar to BDDs) that allow for the representation of functions with a Boolean range and an integer domain.

Formal Verification of Circuits is devoted to the discussion of recent developments in the field of decision diagram-based formal verification. Firstly, different types of decision diagrams (including WLDDs) are introduced and theoretical properties are discussed that give further insight into the data structure. Secondly, implementation and minimization concepts are presented. Applications to arithmetic circuit verification and verification of designs specified by hardware description languages are described to show how WLDDs work in practice.

Formal Verification of Circuits is intended for CAD developers and researchers as well as designers using modern verification tools. It will help people working with formalverification (in industry or academia) to keep informed about recent developments in this area.

Read More

Product Details

ISBN-13:
9780792378587
Publisher:
Springer US
Publication date:
06/30/2000
Edition description:
2000
Pages:
192
Product dimensions:
9.21(w) x 6.14(h) x 0.50(d)

Table of Contents

Preface. 1. Introduction. 2. Notation and Definitions. 3. Decision Diagrams. 4. Theoretical Aspects of WLDDS. 5. Implementation of WLDDS. 6. Minimization of DDS. 7. Arithmetic Circuits. 8. Verification of HDLS. 9. Conclusions. References. Index.

Customer Reviews

Average Review:

Write a Review

and post it to your social network

     

Most Helpful Customer Reviews

See all customer reviews >