Great Lakes 6th Symposium on VLSI

Paperback (Print)
Used and New from Other Sellers
Used and New from Other Sellers
from $74.49
Usually ships in 1-2 business days
(Save 15%)
Other sellers (Paperback)
  • All (1) from $74.49   
  • Used (1) from $74.49   
Close
Sort by
Page 1 of 1
Showing All
Note: Marketplace items are not eligible for any BN.com coupons and promotions
$74.49
Seller since 2014

Feedback rating:

(273)

Condition:

New — never opened or used in original packaging.

Like New — packaging may have been opened. A "Like New" item is suitable to give as a gift.

Very Good — may have minor signs of wear on packaging but item works perfectly and has no damage.

Good — item is in good condition but packaging may have signs of shelf wear/aging or torn packaging. All specific defects should be noted in the Comments section associated with each item.

Acceptable — item is in working order but may show signs of wear such as scratches or torn packaging. All specific defects should be noted in the Comments section associated with each item.

Used — An item that has been opened and may show signs of wear. All specific defects should be noted in the Comments section associated with each item.

Refurbished — A used item that has been renewed or updated and verified to be in proper working condition. Not necessarily completed by the original manufacturer.

Good
Possible retired library copy, some have markings or writing.

Ships from: Chatham, NJ

Usually ships in 1-2 business days

  • Canadian
  • International
  • Standard, 48 States
  • Standard (AK, HI)
  • Express, 48 States
  • Express (AK, HI)
Page 1 of 1
Showing All
Close
Sort by

Editorial Reviews

Booknews
Fifty-one selected proceedings papers written by computer researchers in the Great Lakes, region and also by international contributors, representing the core discussions of the March 1996 symposium at Iowa State University. The VLSI based presentations focus on current trends and methodologies, covering physical design, verification and synthesis, testing, low power design, high-level synthesis and architecture, and circuit design. Lacks an index. Annotation c. Book News, Inc., Portland, OR (booknews.com)
Read More Show Less

Product Details

  • ISBN-13: 9780818675027
  • Publisher: IEEE Computer Society Press
  • Publication date: 1/28/1996
  • Pages: 300

Table of Contents

Message from the Program Co-chairs
Message from the Steering Chair
Steering Committee
Program Committee
Reviewers
Loop-List Scheduling for Heterogeneous Functional Units 2
Synthesis of Real-Time Recursive DSP Algorithms Using Multiple Chips 8
Resource-Constrained Algebraic Transformation for Loop Pipelining 14
A Global Mode Instruction Minimization Technique for Embedded DSPRs 18
A 1.0ns 64-bits GaAs Adder using Quad-Tree Algorithm 24
FPGA-Based High Performance Page Layout Segmentation 29
A Reprogrammable FPGA-Based ATM Traffic Generator 35
Software Fault Tolerance Using Dynamically Reconfigurable FPGAs 39
A New Faster Algorithm for Iterative Placement Improvement 44
An Accurate Interconnection Length Estimation for Computer Logic 50
A Minimum-Area Floorplanning Algorithm for Mixed Block and Cell Designs 56
A New Model for General Connectivity and its Application to Placement 60
A Parameterized Index-Generator for the Multi-Dimensional Interleaving Optimization 66
A High Speed VLSI Architecture for Scaleable ATM Switches 72
A Design Exploration Environment 77
A Parametrical Architecture for Reed-Solomon Decoders 81
A Provably Good Moat Routing Algorithm 86
On Locally Optimal Breaking of Complex Cyclic Vertical Constraints in VLSI Channel Routing 92
Chip Pad Migration is a Key Component to High Performance MCM Design 96
An Optimal ILP Formulation for Minimizing the Number of Feedthrough Cells in Standard Cell Placement 100
Formal Verification of an ATM Switch Fabric Using Multiway Decision Graphs 106
Boolean Function Representation Using Parallel-Access Diagrams 112
Logic Synthesis for Testability 118
Self-Timed Mesochronous Interconnection for High-Speed VLSI Systems 122
Least Upper Bounds on the Sizes of Symmetric Variable Order Based OBDDs 126
Performance-Driven Interconnect Global Routing 132
Recent Developments in Performance Driven Steiner Routing: An Overview 137
Clock Buffer Placement Algorithm for Wire-Delay-Dominated Timing Model 143
Simultaneous Routing and Buffer Insertion for High Performance Interconnect 148
Timing and Power Optimization by Gate Sizing Considering False Path 154
Exact Computation of the Entropy of a Logic Circuit 162
CMOS Transistor Sizing for Minimization of Energy-Delay Product 168
Low-Power Implementation of Discrete Cosine Transform 174
Some Issues in Gray Code Addressing 178
A Hierarchical Approach for Power Reduction in VLSI Chips 182
TROY: A Tree-Based Approach to Logic Synthesis and Technology Mapping 188
Transistor Chaining in CMOS Leaf Cells of Planar Topology 194
Partitioning Algorithms for Corner Stitching 200
Test Generation for Networks of Interacting FSMs Using Symbolic Techniques 208
Input Pattern Classification for Transistor Level Testing of Bridging Faults in BiCMOS Circuits 214
Efficient Delay Test Generation for Modular Circuits 220
Design and VLSI Implementation of a Unified Synapse-Neuron Architecture 228
Rapid Prototyping for Fuzzy Systems 234
A Modular Architecture for Real Time HDTV Motion Estimation with Large Search Range 240
A VLSI Interconnection Network Router Using a D-CAM with Hidden Refresh 246
A High-Speed, Real-to-Quadrature Converter with Filtering and Decimation 252
A CMOS VLSI Implementation of an NxN Multiplexing Circuitry for ATM Applications 256
A 3V-50MHz Analog CMOS Current-Mode High Frequency Filter with a Negative Resistance Load 260
Delay Hazards in Complex Gate Based Speed Independent VLSI Circuits 266
Macromodeling C- and RC-loaded CMOS Inverters for Timing Analysis 272
On Verifying the Correctness of Retimed Circuits 277
On Double Transition Faults as a Delay Fault Model 282
Improving Circuit Testability by Clock Control 288
An Efficient Multiple Scan Chain Testing Scheme 294
Index of Authors 299
Read More Show Less

Customer Reviews

Be the first to write a review
( 0 )
Rating Distribution

5 Star

(0)

4 Star

(0)

3 Star

(0)

2 Star

(0)

1 Star

(0)

Your Rating:

Your Name: Create a Pen Name or

Barnes & Noble.com Review Rules

Our reader reviews allow you to share your comments on titles you liked, or didn't, with others. By submitting an online review, you are representing to Barnes & Noble.com that all information contained in your review is original and accurate in all respects, and that the submission of such content by you and the posting of such content by Barnes & Noble.com does not and will not violate the rights of any third party. Please follow the rules below to help ensure that your review can be posted.

Reviews by Our Customers Under the Age of 13

We highly value and respect everyone's opinion concerning the titles we offer. However, we cannot allow persons under the age of 13 to have accounts at BN.com or to post customer reviews. Please see our Terms of Use for more details.

What to exclude from your review:

Please do not write about reviews, commentary, or information posted on the product page. If you see any errors in the information on the product page, please send us an email.

Reviews should not contain any of the following:

  • - HTML tags, profanity, obscenities, vulgarities, or comments that defame anyone
  • - Time-sensitive information such as tour dates, signings, lectures, etc.
  • - Single-word reviews. Other people will read your review to discover why you liked or didn't like the title. Be descriptive.
  • - Comments focusing on the author or that may ruin the ending for others
  • - Phone numbers, addresses, URLs
  • - Pricing and availability information or alternative ordering information
  • - Advertisements or commercial solicitation

Reminder:

  • - By submitting a review, you grant to Barnes & Noble.com and its sublicensees the royalty-free, perpetual, irrevocable right and license to use the review in accordance with the Barnes & Noble.com Terms of Use.
  • - Barnes & Noble.com reserves the right not to post any review -- particularly those that do not follow the terms and conditions of these Rules. Barnes & Noble.com also reserves the right to remove any review at any time without notice.
  • - See Terms of Use for other conditions and disclaimers.
Search for Products You'd Like to Recommend

Recommend other products that relate to your review. Just search for them below and share!

Create a Pen Name

Your Pen Name is your unique identity on BN.com. It will appear on the reviews you write and other website activities. Your Pen Name cannot be edited, changed or deleted once submitted.

 
Your Pen Name can be any combination of alphanumeric characters (plus - and _), and must be at least two characters long.

Continue Anonymously

    If you find inappropriate content, please report it to Barnes & Noble
    Why is this product inappropriate?
    Comments (optional)