HDL Chip Design: A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog

Hardcover (Print)
Used and New from Other Sellers
Used and New from Other Sellers
from $80.82
Usually ships in 1-2 business days
Other sellers (Hardcover)
  • All (2) from $80.82   
  • Used (2) from $80.82   
Sort by
Page 1 of 1
Showing All
Note: Marketplace items are not eligible for any BN.com coupons and promotions
Seller since 2014

Feedback rating:



New — never opened or used in original packaging.

Like New — packaging may have been opened. A "Like New" item is suitable to give as a gift.

Very Good — may have minor signs of wear on packaging but item works perfectly and has no damage.

Good — item is in good condition but packaging may have signs of shelf wear/aging or torn packaging. All specific defects should be noted in the Comments section associated with each item.

Acceptable — item is in working order but may show signs of wear such as scratches or torn packaging. All specific defects should be noted in the Comments section associated with each item.

Used — An item that has been opened and may show signs of wear. All specific defects should be noted in the Comments section associated with each item.

Refurbished — A used item that has been renewed or updated and verified to be in proper working condition. Not necessarily completed by the original manufacturer.

1998 Hardcover Good Item may show signs of shelf wear. Pages may include limited notes and highlighting. Includes supplemental or companion materials if applicable. Access ... codes may or may not work. Connecting readers since 1972. Customer service is our top priority. Read more Show Less

Ships from: Concord, CA

Usually ships in 1-2 business days

  • Standard, 48 States
  • Standard (AK, HI)
  • Express, 48 States
  • Express (AK, HI)
Seller since 2014

Feedback rating:


Condition: Good
Possible retired library copy, some have markings or writing. May or may not include accessories such as CD or access codes.

Ships from: Chatham, NJ

Usually ships in 1-2 business days

  • Canadian
  • International
  • Standard, 48 States
  • Standard (AK, HI)
  • Express, 48 States
  • Express (AK, HI)
Page 1 of 1
Showing All
Sort by


This book is the Electronic Engineers' comprehensive VHDL/Verilog modeling guide for ASIC and FPGAs

This book describes, and shows by practical example, how to design ASIC and FPGA devices using the two industry standard hardware description languages, VHDL and Verilog. The emphasis is on RTL modeling using synthesis within a top-down design methodology.

With this book learn how to:

  • make chip design easier,
  • improve your design productivity,
  • design efficient synthesizable models,
  • write good HDL test harnesses,
  • acquire good design and modeling practices.
The author's straightforward facts take you from the basics of ASIC and FPGA design all the way though the most complex HDL applications. He makes understanding HDL modeling easy through his collection of complete graphical model descriptions, practical planning and helpful tips.

Electronic Engineers and students will find this complete VHDL/Verilog modeling guide to be an essential addition to their technical resources.

ASIC and FPGA VHDL/VERILOG design and RTL modeling guide. Characterizes ASICs and FPGAs, discusses synthesis constraints and optimization. Introduces HDL/VERILOG language fundamentals and structured design concepts. Explains modeling of combinatorial, synchronous logic circuits and details finite state machine modeling. Describes how to write test harnesses and gives modeling examples. Very good chapter on design/modeling recommendations, issues & techniques. A unique feature of this publication is the use of complete VHDL code on the left side of a page with the same VERILOG code on the right. Example diskette available by order. Very good tutorial, user's guide and reference. Recommended.

Read More Show Less

Editorial Reviews

From Barnes & Noble

Fatbrain Review

ASIC and FPGA VHDL/VERILOG design and RTL modeling guide. Characterizes ASICs and FPGAs, discusses synthesis constraints and optimization. Introduces HDL/VERILOG language fundamentals and structured design concepts. Explains modeling of combinatorial, synchronous logic circuits and details finite state machine modeling. Describes how to write test harnesses and gives modeling examples. Very good chapter on design/modeling recommendations, issues & techniques. A unique feature of this publication is the use of complete VHDL code on the left side of a page with the same VERILOG code on the right. Example diskette available by order. Very good tutorial, user's guide and reference. Recommended.
Read More Show Less

Product Details

  • ISBN-13: 9780965193436
  • Publisher: Doone Publications
  • Publication date: 3/15/1998
  • Pages: 448

Meet the Author

Douglas Smith was born in England, and began his career with a four year apprenticeship in a company developing and manufacturing radiation monitoring equipment. He received a B.Sc. in Electrical and Electronic Engineering from Bath University, England, in 1981. He worked at a number of companies in England performing digital design and project management of microprocessor based circuit boards and associated ICs. These IC's included PLD, FPGA, gate array ASICs and standard cell ASIC devices for applications such as ring laser gyro control and frequency hopping radios. He then moved into the EDA industry by becoming applications manager and then product marketing manager for all synthesis products at GenRad Ltd. When GenRad exited from the EDA industry he moved to the USA to Intergraph Electronics, now VeriBest Incorporated, where he is now a member of the technical staff.
Read More Show Less

Table of Contents

Chapter One: Introduction
Introduction ..... 3
ASIC and FPGA devices ..... 3
Top-Down Design Methodology ..... 5
Hardware Description Languages (HDLs) ..... 8
Design Automation Tools ..... 14
HDL support for synthesis ..... 25
Chapter Two: Synthesis Constraint & Optimization Tutorials
Introduction ..... 29
Combinational logic optimization ..... 30
A typical design constraint scenario ..... 32
Chapter Three: Language Fundamentals
Design Entities ..... 39
VHDL Design Entity ..... 39
Verilog Design Entity ..... 40
Code Structure ..... 41
Declaration statements ..... 41
Concurrent statements ..... 41
Sequential statements ..... 41
Data Types and Data Objects ..... 44
VHDL Data Types ..... 45
VHDL Data Objects ..... 46
Verilog Data Types ..... 47
Verilog Data Objects ..... 47
Expressions ..... 48
Operands ..... 48
Literal Operands ..... 49
Identifier Operands ..... 50
Aggregate Operands (VHDL) ..... 51
Function Call Operands ..... 52
Index & Slice Name Operands ..... 53
Qualified Expression Operands (VHDL) ..... 54
Type Conversion Operands (VHDL) ..... 56
Record & Record Element Operands (VHDL) ..... 57
Operators ..... 59
Overloaded Operators (VHDL) ..... 59
Arithmetic Operators ..... 63
Sign Operators ..... 64
Relational Operators ..... 64
Equality & Inequality Operators ..... 65
Logical Comparison Operators ..... 66
Logical Bit-wise Operators ..... 68
Shift Operators ..... 69
Concatenation & Verilog replication Operators ..... 70
ReductionOperators (Verilog) ..... 70
Conditional Operator (Verilog) ..... 71
Chapter Four: Design/modeling Recommendations, Issues and Techniques
Introduction ..... 75
Design and Modeling Recommendations ..... 75
1. Design and process recommendations ..... 75
2. Power reduction recommendations ..... 75
3. Design for test (OFT) and test issues ..... 75
4. Test harnesses recommendations ..... 76
5. General HDL modeling recommendations ..... 76
6. Ensuring simulation accuracy ..... 77
7. Improving simulation speed ..... 77
8. Synthesis modeling recommendations ..... 78
9. Joint simulation and synthesis modeling recommendations ..... 79
Simulation Compilation Issues ..... 79
1. Output and buffer port modes (VHDL) ..... 79
2. Width qualification of unconstrained arrays (VHDL) ..... 80
3.Operators to the left of the assignment operator ..... 80
4. Unconstrained subprogram parameters in reusable models (VHDL) ..... 81
5. Invisible subprograms from separate packages (VHDL) ..... 82
6. Subprogram overloading using type integer and subtype natural (VHDL) ..... 82
7. Concatenation in the expression of a subprogram's formal list (VHDL) ..... 82
Simulation Run Time Issues ..... 83
1. Full sensitivity/event list (VHDL & Verilog) ..... 83
2. Reversing a vectored array direction (VHDL & Verilog) ..... 83
3. True leading edge detection - wait and if (VHDLJ ..... 84
4. Order dependency of concurrent statements ..... 84
Synthesis Compilation Issues ..... 85
1. Non-static data objects and non-static loops (VHDL & Verilog) ..... 85
Joint Simulation and Synthesis Issues ..... 87
1. When to use others (VHDL) and default (Verilog) ..... 87
2. Signal and variable assignments (VHDL) ..... 89
3. Blocking and non-blocking procedural assignments (Verilog) ..... 94
4. Don't care inputs to a case statement (VHDL & Verilog) ..... 96
5. Don't care outputs from a case statement (VHDL & Verilog) ..... 97
6. Comparing vector array types of different width (VHDL) ..... 98
General Modeling Issues ..... 99
1. Using Attributes (VHDL) ..... 99
2. Using Packages (VHDL) ..... 103
3. Operator and subprogram overloading (VHDL) ..... 105
Read More Show Less


This book is intended for practicing design engineers, their managers who need to gain a practical understanding of the issues involved when designing ASICs and FPGAs, and students alike.

The past 10 years has seen a dramatic change in the way digital design is performed. The need to reduce the time to market, the technology advancements and new innovative EDA software tools, have all helped to fuel this dramatic change. In terms of technology, transistors can be manufactured with submicron channel widths, resulting in reduced size (100 times smaller than the thickness of a human hair) and improved switching speed. This has lead to silicon chips containing a million transistors becoming common, and large complex systems being implemented within them. The need to be able to design chips of such size, in a timely manner, has lead to innovative EDA tools being developed with automatic synthesis tools being the major advancement. The introduction of commercial synthesis tools has enabled top down design methodologies to be adopted, starting with an abstract description of a circuit's behavior written in a hardware description language. More recently, the rate of change has slowed and the introduction of standards has enabled EDA tool vendors to develop integrated design tools and with far less risk.

There are two industry standard hardware description languages VHDL and Verilog, thanks to the efforts of the Vl (VHDL International) and OVI (open Verilog International). Both the Vl and OVI are industry consortiums of design tool vendors, chip vendors, users (designers) and academia. The Vl succeeded in establishing VHDL as an IEEE standard (IEEE 1076) first in 1987 and revisedit in 1993 (IEEE 1076-1993). The second to become a standard was Verilog. The OVI established Verilog as an IEEE standard in 1995 (IEEE 1364-1995). Although Verilog became an IEEE standard after VHDL, it has been used by digital designers for far longer.

The benefits of adopting a top-down design methodology, adhering to the use of these standards is that, 1) design source files are transportable between different EDA tools and, 2) the design is independent of any particular silicon vendor's manufacturing process technology.

The emphasis of this book is on digital design using such standards.

Read More Show Less



VHDL and Verilog are covered equally throughout this book. Code examples she on the left and Verilog on the right because VHDL became a standard first. All language

reserved words are shown emboldened. Also, all HDL code related issues in the text apply equally to VHDL and Verilog unless explicitly stated otherwise. Where synthesized circuits are shown they are a result of synthesizing either the VHDL or Verilog version of the associated model.

This book is divided into 12 chapters, a glossary and two appendices.

Chapter 1, "Introduction", defines what ASIC and FPGA devices are, and the crireria for choosing which to use in a given application. Hardware description languages are defined and a comprehensive listing of comparative features between VHDL and Verilog is given. Electronic Design Automation (EDA) tools are discussed with a particular emphasis on synthesis tools.

Chapter 2, "Synthesis Constraint and Optimization Tutorials", shows the effect of different constraints on the synthesized circuit of a particular design. Also, -a typical design constraint scenario is posed and a description of how constraints for it are specified, described. For completeness, command line optimization commands are included for the VeriBest Synthesis tools.

Chapter 3, "Language Fundamentals", introduces the fundamentals of the VHDL and Verilog hardware description languages. Code structure is described by first definining the principle of design units and how they link together. The code structure of subsetions within a design unit are described all the way down to subfunctions. Assignments are also defined together with theexpressions within them. Includes a fully detailed description of the operands and operators that make up an expression.

Chapter 4, "Design/Modeling Recommendations, Issues and Techniques", is one of the most important chapters to the practicing digital design engineer. It provides a list of recommendations, issues and techniques to consider when designing ASICs or FPGAs, from both a design and HDL modeling perspective.

Chapter 5, "Structuring a Design", is devoted to structuring HDL code and hence inferred hardware structure when modeling at the register transfer level. Code constructs are grouped and discussed separately based on their level of granularity.

Chapter 6, "Modeling Combinational Logic Circuits", shows HDL models of commonly used circuit functions that are implemented using combinational logic only. In most cases different ways of modeling the same circuit is shown. Circuit functions covered include: multiplexers, encoders, priority encoders, decoders, comparators and ALUs.

Chapter 7, "Modeling Synchronous Logic Circuits", shows how D-type latches and D-type flip- flops are inferred in HDL models. Also included, are various models of linear-feedback shift- registers and counters.

Chapter 8, "Modeling Finite State Machines", covers in detail the different aspects of modeling finite state machines. Shown are: good and bad coding styles, when resets are needed for fail safe behavior, state machines with Mealy or Moore type outputs, state machines with additional synchronous logic modeled in the code of the state machine, and multiple interactive state machines.

Chapter 9, "Circuit Functions Modeled Combinational or Synchronously", describes how shifters, adders, subtracters, multipliers and dividers may be modeled for a combinational or synchronous logic implementation.

Chapter 10, "Tri-State Buffers", contains various examples of how tri-state buffers are inferred.

Chapter 11, "Writing Test Harnesses", describes the structure of a simulation test harness and all related issues. Detailed examples show how input stimuli may be generated, and how outputs from the model under test may be automatically monitored and tested against reference data.

Chapter 12, "Practical Modeling Examples", contains five larger modeling examples. Each example is posed as a problem and solution. The first shows how an internal tristate bus is used to reduce circuit area. The second example is of a digital alarm clock. The third example is a three-way round- robin priority encoder used to arbitrate between three microprocessors accessing the same RAM. The fourth example is of a circuit that computes the greatest common divisor of two inputs. It is modeled at the algorithmic level in C, VHDL and Verilog, and again at the RTL level in VHDL and Verilog, and uses common test data files. Test harnesses for the RTL level models are also shown. The fifth example is a model of an error detection and correction circuit that sits between a microprocessor and RAM. Critical data is stored in the RAM along with parity check bits. When data is retrieved single bit errors are detected and corrected, while double bit errors are simply detected and an interrupt generated.

Glossary, contains the definition of over 200 terms.

Appendix A, "VHDL", contains reference information relating to VHDL: reserved words, predefined attributes, listings of packages STANDARD, TEXTIO, STD_LOGIC_1164 and NUMERIC_STD, and reference information relating to VHDL constructs and where they are used.

Appendix B, "Verilog", contains reference information relating to Verilog: reserved words, compiler directives, system tasks and functions, and reference information relating to VHDL constructs and where they are used.


Every effort has been made to make this book as complete and as accurate as possible. However, there may be mistakes both typographical and in content. Therefore, this text should be used only as a general guide and not the ultimate reference source on the two languages. Please refer to the respective LRMs for syntax accuracy.

The author and publisher shall not be liable for any direct or indirect damages arising from any use, direct or indirect, of the examples provided in this book.

Read More Show Less


The EDA industry is an increasingly challenging area in which to be working. I work at VeriBest Incorporated and have been in the EDA industry for many years, and I am fully aware of the books that are available. This one, however, is unique as it deals extensively with both VHDL and Verilog in a comparative manner and includes many graphic examples of synthesied circuits. Doug Smith, also of VeriBest Inc., has been mastering the valuable art of Hardware Description Language (HDL) chip design for many years in both European and American companies. He has cleverly captured years of design experience within the pages of this book.

The abundant examples throughout show complete functional designs and not just snippets of code. Doug has spent endless months researching HDL and design topics to ensure that people in the EDA industry were in agreement with his methods. I am certainly an advocate of Doug's HDL guide for EDA veterans and first semester EE freshmen alike. His tips on planning and executing HDL designs (including the modeling caveats) are invaluable. Designers can surely benefit by applying his precepts and principles using the techniques emerged from his design experience. You will probably keep this book close to your desk for many projects to come.

Often, worth is measured by magnitude, however this book not only contains more examples than any other previously published work dealing with HDL driven design, but is more comprehensive than any other book of synthesis recipes whatsoever. A technical work must stand or fall by its accuracy and authority; "HDL Chip Design" stands head-and-shoulders over all other books covering this subject.

The authority of thiswork rests on almost a lifetime of practical experience, through his career. Its accuracy has been verified through machine-processing of all the examples, and by leading industry experts. As a result "HDL Chip Design" is the very best hands-on book you can own today. It will enable you to survive in the competitive world of HDL chip design, and will be a beacon in your quest for perfect HDL design.

Alex Zamfirescu
IEEE Project 1076.3 (Synthesis Packages) Chariman
IEC TC93 Working Group (HDDLs) Convenor

Read More Show Less

Customer Reviews

Average Rating 4
( 1 )
Rating Distribution

5 Star


4 Star


3 Star


2 Star


1 Star


Your Rating:

Your Name: Create a Pen Name or

Barnes & Noble.com Review Rules

Our reader reviews allow you to share your comments on titles you liked, or didn't, with others. By submitting an online review, you are representing to Barnes & Noble.com that all information contained in your review is original and accurate in all respects, and that the submission of such content by you and the posting of such content by Barnes & Noble.com does not and will not violate the rights of any third party. Please follow the rules below to help ensure that your review can be posted.

Reviews by Our Customers Under the Age of 13

We highly value and respect everyone's opinion concerning the titles we offer. However, we cannot allow persons under the age of 13 to have accounts at BN.com or to post customer reviews. Please see our Terms of Use for more details.

What to exclude from your review:

Please do not write about reviews, commentary, or information posted on the product page. If you see any errors in the information on the product page, please send us an email.

Reviews should not contain any of the following:

  • - HTML tags, profanity, obscenities, vulgarities, or comments that defame anyone
  • - Time-sensitive information such as tour dates, signings, lectures, etc.
  • - Single-word reviews. Other people will read your review to discover why you liked or didn't like the title. Be descriptive.
  • - Comments focusing on the author or that may ruin the ending for others
  • - Phone numbers, addresses, URLs
  • - Pricing and availability information or alternative ordering information
  • - Advertisements or commercial solicitation


  • - By submitting a review, you grant to Barnes & Noble.com and its sublicensees the royalty-free, perpetual, irrevocable right and license to use the review in accordance with the Barnes & Noble.com Terms of Use.
  • - Barnes & Noble.com reserves the right not to post any review -- particularly those that do not follow the terms and conditions of these Rules. Barnes & Noble.com also reserves the right to remove any review at any time without notice.
  • - See Terms of Use for other conditions and disclaimers.
Search for Products You'd Like to Recommend

Recommend other products that relate to your review. Just search for them below and share!

Create a Pen Name

Your Pen Name is your unique identity on BN.com. It will appear on the reviews you write and other website activities. Your Pen Name cannot be edited, changed or deleted once submitted.

Your Pen Name can be any combination of alphanumeric characters (plus - and _), and must be at least two characters long.

Continue Anonymously
Sort by: Showing 1 Customer Reviews
  • Anonymous

    Posted October 10, 2000

    Unique Reference

    A dual reference book for VHDL and Verilog. For someone skilled in one language it quickly allows you to understand the syntax and capabilities of the other language. Section on VHDL variables versus signals is very good an provides good understanding of the different coding styles.

    Was this review helpful? Yes  No   Report this review
Sort by: Showing 1 Customer Reviews

If you find inappropriate content, please report it to Barnes & Noble
Why is this product inappropriate?
Comments (optional)