- Shopping Bag ( 0 items )
Ships from: Concord, CA
Usually ships in 1-2 business days
Ships from: Chatham, NJ
Usually ships in 1-2 business days
This book describes, and shows by practical example, how to design ASIC and FPGA devices using the two industry standard hardware description languages, VHDL and Verilog. The emphasis is on RTL modeling using synthesis within a top-down design methodology.
With this book learn how to:
Electronic Engineers and students will find this complete VHDL/Verilog modeling guide to be an essential addition to their technical resources.
ASIC and FPGA VHDL/VERILOG design and RTL modeling guide. Characterizes ASICs and FPGAs, discusses synthesis constraints and optimization. Introduces HDL/VERILOG language fundamentals and structured design concepts. Explains modeling of combinatorial, synchronous logic circuits and details finite state machine modeling. Describes how to write test harnesses and gives modeling examples. Very good chapter on design/modeling recommendations, issues & techniques. A unique feature of this publication is the use of complete VHDL code on the left side of a page with the same VERILOG code on the right. Example diskette available by order. Very good tutorial, user's guide and reference. Recommended.
There are two industry standard hardware description languages VHDL and Verilog, thanks to the efforts of the Vl (VHDL International) and OVI (open Verilog International). Both the Vl and OVI are industry consortiums of design tool vendors, chip vendors, users (designers) and academia. The Vl succeeded in establishing VHDL as an IEEE standard (IEEE 1076) first in 1987 and revisedit in 1993 (IEEE 1076-1993). The second to become a standard was Verilog. The OVI established Verilog as an IEEE standard in 1995 (IEEE 1364-1995). Although Verilog became an IEEE standard after VHDL, it has been used by digital designers for far longer.
The benefits of adopting a top-down design methodology, adhering to the use of these standards is that, 1) design source files are transportable between different EDA tools and, 2) the design is independent of any particular silicon vendor's manufacturing process technology.
The emphasis of this book is on digital design using such standards.
reserved words are shown emboldened. Also, all HDL code related issues in the text apply equally to VHDL and Verilog unless explicitly stated otherwise. Where synthesized circuits are shown they are a result of synthesizing either the VHDL or Verilog version of the associated model.
This book is divided into 12 chapters, a glossary and two appendices.
Chapter 1, "Introduction", defines what ASIC and FPGA devices are, and the crireria for choosing which to use in a given application. Hardware description languages are defined and a comprehensive listing of comparative features between VHDL and Verilog is given. Electronic Design Automation (EDA) tools are discussed with a particular emphasis on synthesis tools.
Chapter 2, "Synthesis Constraint and Optimization Tutorials", shows the effect of different constraints on the synthesized circuit of a particular design. Also, -a typical design constraint scenario is posed and a description of how constraints for it are specified, described. For completeness, command line optimization commands are included for the VeriBest Synthesis tools.
Chapter 3, "Language Fundamentals", introduces the fundamentals of the VHDL and Verilog hardware description languages. Code structure is described by first definining the principle of design units and how they link together. The code structure of subsetions within a design unit are described all the way down to subfunctions. Assignments are also defined together with theexpressions within them. Includes a fully detailed description of the operands and operators that make up an expression.
Chapter 4, "Design/Modeling Recommendations, Issues and Techniques", is one of the most important chapters to the practicing digital design engineer. It provides a list of recommendations, issues and techniques to consider when designing ASICs or FPGAs, from both a design and HDL modeling perspective.
Chapter 5, "Structuring a Design", is devoted to structuring HDL code and hence inferred hardware structure when modeling at the register transfer level. Code constructs are grouped and discussed separately based on their level of granularity.
Chapter 6, "Modeling Combinational Logic Circuits", shows HDL models of commonly used circuit functions that are implemented using combinational logic only. In most cases different ways of modeling the same circuit is shown. Circuit functions covered include: multiplexers, encoders, priority encoders, decoders, comparators and ALUs.
Chapter 7, "Modeling Synchronous Logic Circuits", shows how D-type latches and D-type flip- flops are inferred in HDL models. Also included, are various models of linear-feedback shift- registers and counters.
Chapter 8, "Modeling Finite State Machines", covers in detail the different aspects of modeling finite state machines. Shown are: good and bad coding styles, when resets are needed for fail safe behavior, state machines with Mealy or Moore type outputs, state machines with additional synchronous logic modeled in the code of the state machine, and multiple interactive state machines.
Chapter 9, "Circuit Functions Modeled Combinational or Synchronously", describes how shifters, adders, subtracters, multipliers and dividers may be modeled for a combinational or synchronous logic implementation.
Chapter 10, "Tri-State Buffers", contains various examples of how tri-state buffers are inferred.
Chapter 11, "Writing Test Harnesses", describes the structure of a simulation test harness and all related issues. Detailed examples show how input stimuli may be generated, and how outputs from the model under test may be automatically monitored and tested against reference data.
Chapter 12, "Practical Modeling Examples", contains five larger modeling examples. Each example is posed as a problem and solution. The first shows how an internal tristate bus is used to reduce circuit area. The second example is of a digital alarm clock. The third example is a three-way round- robin priority encoder used to arbitrate between three microprocessors accessing the same RAM. The fourth example is of a circuit that computes the greatest common divisor of two inputs. It is modeled at the algorithmic level in C, VHDL and Verilog, and again at the RTL level in VHDL and Verilog, and uses common test data files. Test harnesses for the RTL level models are also shown. The fifth example is a model of an error detection and correction circuit that sits between a microprocessor and RAM. Critical data is stored in the RAM along with parity check bits. When data is retrieved single bit errors are detected and corrected, while double bit errors are simply detected and an interrupt generated.
Glossary, contains the definition of over 200 terms.
Appendix A, "VHDL", contains reference information relating to VHDL: reserved words, predefined attributes, listings of packages STANDARD, TEXTIO, STD_LOGIC_1164 and NUMERIC_STD, and reference information relating to VHDL constructs and where they are used.
Appendix B, "Verilog", contains reference information relating to Verilog: reserved words, compiler directives, system tasks and functions, and reference information relating to VHDL constructs and where they are used.
Every effort has been made to make this book as complete and as accurate as possible. However, there may be mistakes both typographical and in content. Therefore, this text should be used only as a general guide and not the ultimate reference source on the two languages. Please refer to the respective LRMs for syntax accuracy.
The author and publisher shall not be liable for any direct or indirect damages arising from any use, direct or indirect, of the examples provided in this book.
The abundant examples throughout show complete functional designs and not just snippets of code. Doug has spent endless months researching HDL and design topics to ensure that people in the EDA industry were in agreement with his methods. I am certainly an advocate of Doug's HDL guide for EDA veterans and first semester EE freshmen alike. His tips on planning and executing HDL designs (including the modeling caveats) are invaluable. Designers can surely benefit by applying his precepts and principles using the techniques emerged from his design experience. You will probably keep this book close to your desk for many projects to come.
Often, worth is measured by magnitude, however this book not only contains more examples than any other previously published work dealing with HDL driven design, but is more comprehensive than any other book of synthesis recipes whatsoever. A technical work must stand or fall by its accuracy and authority; "HDL Chip Design" stands head-and-shoulders over all other books covering this subject.
The authority of thiswork rests on almost a lifetime of practical experience, through his career. Its accuracy has been verified through machine-processing of all the examples, and by leading industry experts. As a result "HDL Chip Design" is the very best hands-on book you can own today. It will enable you to survive in the competitive world of HDL chip design, and will be a beacon in your quest for perfect HDL design.
IEEE Project 1076.3 (Synthesis Packages) Chariman
IEC TC93 Working Group (HDDLs) Convenor
Posted October 10, 2000
A dual reference book for VHDL and Verilog. For someone skilled in one language it quickly allows you to understand the syntax and capabilities of the other language. Section on VHDL variables versus signals is very good an provides good understanding of the different coding styles.Was this review helpful? Yes NoThank you for your feedback. Report this reviewThank you, this review has been flagged.