Model Generation in Electronic Design / Edition 1

by Jean-Michel Bergé, Oz Levia, Jacques Rouillard

Overview

Model Generation in Electronic Design covers a wide range of model applications and research. The book begins by describing a model generator to create component models. It goes on to discuss ASIC design and ASIC library generation. This section includes chapters on the requirements for developing and ASIC library, a case study in which VITAL is used to create such a library, and the analysis and description of the accuracy required in modeling interconnections in ASIC design.
Other chapters describe the development of thermal models for electronic devices, the development of a set of model packages for VHDL floating point operations, a techniques for model validation and verification, and a tool for model encryption.
Model Generation in Electronic Design is an essential update for users, vendors, model producers, technical managers, designers and researchers working in electronic design.

Product Details

ISBN-13:	9780792395683
Publisher:	Springer US
Publication date:	04/30/1995
Series:	Current Issues in Electronic Modeling , #1
Edition description:	1995
Pages:	155
Product dimensions:	6.10(w) x 9.25(h) x 0.02(d)

Table of Contents

1. A Flexible Generator of Component Models. 2. What Makes an ASIC Library Sign-Off? 3. A Case History in Building Vital-Compliant Models. 4. Modeling Multiple Driver Net Delay in Simulation. 5. DELPHI: the Development of Libraries of Physical Models of Electronic Components for an Integrated Design Environment. 6. VHDL Floating Point Operations. 7. Symbolic Model Checking with Past and Future Temporal Modalities: Fundamentals and Algorithms. 8. KRYPTON: Portable, Non-Reversible Encryption for VHDL. Index.

Editorial Reviews

Begins a series designed to pass information between industry and academia about modeling electronic hardware to facilitate its design, fabrication, testing, and manufacture. Among the eight topics are a flexible generator of component models, modelling interconnections in ASIC design using VITAL to create an library, thermal models for devices, model packages for VHDL floating point operations, validation and verification, and model encryption. Addressed to technical managers, designers, and researchers. Annotation c. Book News, Inc., Portland, OR (booknews.com)

Booknews