Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed.
1101312136
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters: Analysis, Design and Tradeoffs
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed.
199.99
In Stock
5
1

Offset Reduction Techniques in High-Speed Analog-to-Digital Converters: Analysis, Design and Tradeoffs
382
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters: Analysis, Design and Tradeoffs
382Paperback(Softcover reprint of hardcover 1st ed. 2009)
$199.99
199.99
In Stock
Product Details
ISBN-13: | 9789048181926 |
---|---|
Publisher: | Springer Netherlands |
Publication date: | 12/08/2010 |
Series: | Analog Circuits and Signal Processing |
Edition description: | Softcover reprint of hardcover 1st ed. 2009 |
Pages: | 382 |
Product dimensions: | 6.10(w) x 9.25(h) x 0.03(d) |
About the Author
From the B&N Reads Blog