Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today’s multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays’ multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism.

1119718289
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today’s multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays’ multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism.

109.99 In Stock
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design

by Weiwei Chen
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design

by Weiwei Chen

Paperback(Softcover reprint of the original 1st ed. 2015)

$109.99 
  • SHIP THIS ITEM
    In stock. Ships in 6-10 days.
    Not Eligible for Free Shipping
  • PICK UP IN STORE

    Your local store may have stock of this item.

Related collections and offers


Overview

This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today’s multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays’ multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism.


Product Details

ISBN-13: 9783319361079
Publisher: Springer International Publishing
Publication date: 08/08/2015
Edition description: Softcover reprint of the original 1st ed. 2015
Pages: 145
Product dimensions: 6.10(w) x 9.25(h) x 0.01(d)

Table of Contents

Introduction.- The ConcurrenC Model of Computation.- Synchronous Parallel Discrete Event Simulation.- Out-of-order Parallel Discrete Event Simulation.- Optimized Out-of-order Parallel Discrete Event Simulation.- Comparison and Outlook.- Utilizing the Parallel Simulation Infrastructure.- Conclusions.
From the B&N Reads Blog

Customer Reviews