Testing Static Random Access Memories: Defects, Fault Models and Test Patterns
Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed.
1103264325
Features:
-Fault primitive based analysis of memory faults,
-A complete framework of and classification memory faults,
-A systematic way to develop optimal and high quality memory test algorithms,
-A systematic way to develop test patterns for any multi-port SRAM,
-Challenges and trends in embedded memory testing.
Testing Static Random Access Memories: Defects, Fault Models and Test Patterns
Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed.
Features:
-Fault primitive based analysis of memory faults,
-A complete framework of and classification memory faults,
-A systematic way to develop optimal and high quality memory test algorithms,
-A systematic way to develop test patterns for any multi-port SRAM,
-Challenges and trends in embedded memory testing.
109.99
In Stock
5
1
Testing Static Random Access Memories: Defects, Fault Models and Test Patterns
221
Testing Static Random Access Memories: Defects, Fault Models and Test Patterns
221Hardcover(2004)
$109.99
109.99
In Stock
Product Details
| ISBN-13: | 9781402077524 |
|---|---|
| Publisher: | Springer US |
| Publication date: | 03/31/2004 |
| Series: | Frontiers in Electronic Testing , #26 |
| Edition description: | 2004 |
| Pages: | 221 |
| Product dimensions: | 6.10(w) x 9.25(h) x 0.02(d) |
From the B&N Reads Blog