Tradeoffs and Optimization in Analog CMOS Design / Edition 1

Hardcover (Print)
Buy New
Buy New from BN.com
$114.10
Used and New from Other Sellers
Used and New from Other Sellers
from $78.45
Usually ships in 1-2 business days
(Save 43%)
Other sellers (Hardcover)
  • All (4) from $78.45   
  • New (3) from $78.45   
  • Used (1) from $114.09   

Overview

Analog CMOS integrated circuits are in widespread use for communications, entertainment, multimedia, biomedical, and many other applications that interface with the physical world. Although analog CMOS design is greatly complicated by the design choices of drain current, channel width, and channel length present for every MOS device in a circuit, these design choices afford significant opportunities for optimizing circuit performance.

This book addresses tradeoffs and optimization of device and circuit performance for selections of the drain current, inversion coefficient, and channel length, where channel width is implicitly considered. The inversion coefficient is used as a technology independent measure of MOS inversion that permits design freely in weak, moderate, and strong inversion. 

This book details the significant performance tradeoffs available in analog CMOS design and guides the designer towards optimum design by describing:

  • An interpretation of MOS modeling for the analog designer, motivated by the EKV MOS model, using tabulated hand expressions and figures that give performance and tradeoffs for the design choices of drain current, inversion coefficient, and channel length; performance includes effective gate-source bias and drain-source saturation voltages, transconductance efficiency, transconductance distortion, normalized drain-source conductance, capacitances, gain and bandwidth measures, thermal and flicker noise, mismatch, and gate and drain leakage current
  • Measured data that validates the inclusion of important small-geometry effects like velocity saturation, vertical-field mobility reduction, drain-induced barrier lowering, and inversion-level increases in gate-referred, flicker noise voltage
  • In-depth treatment of moderate inversion, which offers low bias compliance voltages, high transconductance efficiency, and good immunity to velocity saturation effects for circuits designed in modern, low-voltage processes
  • Fabricated design examples that include operational transconductance amplifiers optimized for various tradeoffs in DC and AC performance, and micropower, low-noise preamplifiers optimized for minimum thermal and flicker noise
  • A design spreadsheet, available at the book web site, that facilitates rapid, optimum design of MOS devices and circuits 

Tradeoffs and Optimization in Analog CMOS Design is the first book dedicated to this important topic. It will help practicing analog circuit designers and advanced students of electrical engineering build design intuition, rapidly optimize circuit performance during initial design, and minimize trial-and-error circuit simulations. 

Read More Show Less

Product Details

  • ISBN-13: 9780470031360
  • Publisher: Wiley
  • Publication date: 8/25/2008
  • Edition number: 1
  • Pages: 632
  • Product dimensions: 6.90 (w) x 9.90 (h) x 1.60 (d)

Table of Contents

Foreword.

Preface.

Acknowledgments.

List of Symbols and Abbreviations.

1 Introduction.

1.1 Importance of Tradeoffs and Optimization in Analog CMOS Design.

1.2 Industry Designers and University Students as Readers.

1.3 Organization and Overview of Book.

1.4 Full or Selective Reading of Book.

1.5 Example Technologies and Technology Extensions.

1.6 Limitations of the Methods.

1.7 Disclaimer.

PART I MOS Device Performance, Tradeoffs and Optimization for Analog CMOS Design.

2 MOS Design from Weak through Strong Inversion.

2.1 Introduction.

2.2 MOS Design Complexity Compared to Bipolar Design.

2.3 Bipolar Transistor Collector Current and Transconductance.

2.4 MOS Drain Current and Transconductance.

2.5 MOS Drain–Source Conductance.

2.6 Analog CMOS Electronic Design Automation Tools and Design Methods.

References.

3 MOS Performance versus Drain Current, Inversion Coefficient, and Channel Length.

3.1 Introduction.

3.2 Advantages of Selecting Drain Current, Inversion Coefficient, and Channel Length in Analog CMOS Design.

3.3 Process Parameters for Example Processes.

3.4 Substrate Factor and Inversion Coefficient.

3.5 Temperature Effects.

3.6 Sizing Relationships.

3.7 Drain Current and Bias Voltages.

3.8 Small-Signal Parameters and Intrinsic Voltage Gain.

3.9 Capacitances and Bandwidth.

3.10 Noise.

3.11 Mismatch.

3.12 Leakage Current.

References.

4 Tradeoffs in MOS Performance, and Design of Differential Pairs and Current Mirrors.

4.1 Introduction.

4.2 Performance Trends.

4.3 Performance Tradeoffs.

4.4 Design of Differential Pairs and Current Mirrors Using the Analog CMOS Design, Tradeoffs and Optimization Spreadsheet.

References.

PART II Circuit Design Examples Illustrating Optimization for Analog CMOS Design.

5 Design of CMOS Operational Transconductance Amplifiers Optimized for DC, Balanced, and AC Performance.

5.1 Introduction.

5.2 Circuit Description.

5.3 Circuit Analysis and Performance Optimization.

5.4 Design Optimization and Resulting Performance for the Simple OTAs.

5.5 Design Optimization and Resulting Performance for the Cascoded OTAs.

5.6 Prediction Accuracy for Design Guidance and Optimization.

References.

6 Design of Micropower CMOS Preamplifiers Optimized for Low Thermal and Flicker Noise.

6.1 Introduction.

6.2 Using the Lateral Bipolar Transistor for Low-Flicker-Noise Applications.

6.3 Measures of Preamplifier Noise Performance.

6.4 Reported Micropower, Low-Noise CMOS Preamplifiers.

6.5 MOS Noise versus the Bias Compliance Voltage.

6.6 Extraction of MOS Flicker-Noise Parameters.

6.7 Differential Input Preamplifier.

6.8 Single-Ended Input Preamplifier.

6.9 Prediction Accuracy for Design Guidance and Optimization.

6.10 Summary of Low-Noise Design Methods and Resulting Challenges in Low-Voltage Processes.

References.

7 Extending Optimization Methods to Smaller-Geometry CMOS Processes and Future Technologies.

7.1 Introduction.

7.2 Using the Inversion Coefficient for CMOS Process Independence and for Extension to Smaller-Geometry Processes.

7.3 Enhancing Optimization Methods by Including Gate Leakage Current Effects.

7.4 Using an Inversion Coefficient Measure for Non-CMOS Technologies.

References.

Appendix: The Analog CMOS Design, Tradeoffs and Optimization Spreadsheet.

Index.

Read More Show Less

Customer Reviews

Be the first to write a review
( 0 )
Rating Distribution

5 Star

(0)

4 Star

(0)

3 Star

(0)

2 Star

(0)

1 Star

(0)

Your Rating:

Your Name: Create a Pen Name or

Barnes & Noble.com Review Rules

Our reader reviews allow you to share your comments on titles you liked, or didn't, with others. By submitting an online review, you are representing to Barnes & Noble.com that all information contained in your review is original and accurate in all respects, and that the submission of such content by you and the posting of such content by Barnes & Noble.com does not and will not violate the rights of any third party. Please follow the rules below to help ensure that your review can be posted.

Reviews by Our Customers Under the Age of 13

We highly value and respect everyone's opinion concerning the titles we offer. However, we cannot allow persons under the age of 13 to have accounts at BN.com or to post customer reviews. Please see our Terms of Use for more details.

What to exclude from your review:

Please do not write about reviews, commentary, or information posted on the product page. If you see any errors in the information on the product page, please send us an email.

Reviews should not contain any of the following:

  • - HTML tags, profanity, obscenities, vulgarities, or comments that defame anyone
  • - Time-sensitive information such as tour dates, signings, lectures, etc.
  • - Single-word reviews. Other people will read your review to discover why you liked or didn't like the title. Be descriptive.
  • - Comments focusing on the author or that may ruin the ending for others
  • - Phone numbers, addresses, URLs
  • - Pricing and availability information or alternative ordering information
  • - Advertisements or commercial solicitation

Reminder:

  • - By submitting a review, you grant to Barnes & Noble.com and its sublicensees the royalty-free, perpetual, irrevocable right and license to use the review in accordance with the Barnes & Noble.com Terms of Use.
  • - Barnes & Noble.com reserves the right not to post any review -- particularly those that do not follow the terms and conditions of these Rules. Barnes & Noble.com also reserves the right to remove any review at any time without notice.
  • - See Terms of Use for other conditions and disclaimers.
Search for Products You'd Like to Recommend

Recommend other products that relate to your review. Just search for them below and share!

Create a Pen Name

Your Pen Name is your unique identity on BN.com. It will appear on the reviews you write and other website activities. Your Pen Name cannot be edited, changed or deleted once submitted.

 
Your Pen Name can be any combination of alphanumeric characters (plus - and _), and must be at least two characters long.

Continue Anonymously

    If you find inappropriate content, please report it to Barnes & Noble
    Why is this product inappropriate?
    Comments (optional)