UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs
This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow scheme on a classical von Neumann pipelined processing used in common processors, while retaining full binary compatibility with existing legacy programs.
1136505334
UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs
This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow scheme on a classical von Neumann pipelined processing used in common processors, while retaining full binary compatibility with existing legacy programs.
109.99 In Stock
UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

Paperback(2013)

$109.99 
  • SHIP THIS ITEM
    In stock. Ships in 1-2 days.
    Not Eligible for Free Shipping
  • PICK UP IN STORE

    Your local store may have stock of this item.

Related collections and offers


Overview

This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow scheme on a classical von Neumann pipelined processing used in common processors, while retaining full binary compatibility with existing legacy programs.

Product Details

ISBN-13: 9781489995704
Publisher: Springer New York
Publication date: 11/09/2014
Edition description: 2013
Pages: 222
Product dimensions: 6.10(w) x 9.25(h) x 0.02(d)

Table of Contents

Introduction.- The LEON3 Processor.- Microthreaded Extensions.- The Basic UTLEON3 Architecture.- UTLEON3 Programming by Example.- UTLEON3 Implementation Details.- Execution Effieciency of the Microthread Pipeline.- Hardware Families of Threads.- I/O and Interrupt Handling in the Microthread Mode.- The IU3 Pipeline.- Excerpts from the LEON3 Instruction Set.- Relevant LEON3 Registers and Address Space Identifiers.- Scheduler Example.- Used Resources.- Tutorial.
From the B&N Reads Blog

Customer Reviews