VLSI Circuit Design Methodology Demystified: A Conceptual Taxonomy / Edition 1

Paperback (Print)
Used and New from Other Sellers
Used and New from Other Sellers
from $67.51
Usually ships in 1-2 business days
(Save 28%)
Other sellers (Paperback)
  • All (7) from $67.51   
  • New (6) from $72.09   
  • Used (1) from $67.51   


This book was written to arm engineers qualified and knowledgeable in the area of VLSI circuits with the essential knowledge they need to get into this exciting field and to help those already in it achieve a higher level of proficiency. Few people truly understand how a large chip is developed, but an understanding of the whole process is necessary to appreciate the importance of each part of it and to understand the process from concept to silicon. It will teach readers how to become better engineers through a practical approach of diagnosing and attacking real-world problems.

Read More Show Less

Product Details

  • ISBN-13: 9780470127421
  • Publisher: Wiley
  • Publication date: 11/16/2007
  • Edition number: 1
  • Pages: 224
  • Product dimensions: 6.16 (w) x 9.27 (h) x 0.57 (d)

Meet the Author

Liming Xiu is a Design Engineer and a Senior Member of Technical Staff (SMTS) at Texas Instruments, Inc. His interests include digital and mixed-signal integrated circuit design and VLSI physical design. He has worked on various mixed-signal devices, including video decoders, 3-D graphics controllers, and HDTV decoders, as physical design lead. He is also a Phase Lock Loop (PLL) expert. He is the inventor of "Flying-Adder" frequency and phase synthesis architecture, which has been used in many commercial products. He has eleven granted or pending U.S. patents. He is a Senior Member of the IEEE and the general chair of the IEEE Circuit and Systems Society, Dallas Chapter.

Read More Show Less

Table of Contents

Foreword (Richard Templeton).

Foreword (Hans Stork).




1. What is a chip?

2. What are the requirements of a successful chip design?

3. What are the challenges in today’s very deep submicron(VDSM), multimillion gate designs?

4. What major process technologies are used in today’sdesign environment?

5. What are the goals of new chip design?

6. What are the major approaches of today’s very largescale integration (VLSI) circuit design practices?

7. What is standard cell-based, application-specific integratedcircuit (ASIC) design methodology?

8. What is the system-on-chip (SoC) approach?

9. What are the driving forces behind the SoC trend?

10. What are the major tasks in developing a SoC chip fromconcept to silicon?

11. What are the major costs of developing a chip?


12. What are the major process steps in building MOSFETtransistors?

13. What are the two types of MOSFET transistors?

14. What are base layers and metal layers?

15. What are wafers and dies?

16. What is semiconductor lithography?

17. What is a package?


18. What is the role of functional verification in the IC designprocess?

19. What are some of the design integrity issues?

20. What is design for testability?

21. Why is reducing the chip’s power consumption soimportant?

22. What are some of the challenges in chip packaging?

23. What are the advantages of design reuse?

24. What is hardware/software co-design?

25. Why is the clock so important?

26. What is the leakage current problem?

27. What is design for manufacturability?

28. What is chip reliability?

29. What is analog integration in the digital environment?

30. What is the role of EDA tools in IC design?

31. What is the role of the embedded processor in the SoCenvironment?


32. What are the major tasks and personnel required in a chipdesign project?

33. What are the major steps in ASIC chip construction?

34. What is the ASIC design flow?

35. What are the two major aspects of ASIC design flow?

36. What are the characteristics of good design flow?

37. What is the role of market research in an ASIC project?

38. What is the optimal solution of an ASIC project?

39. What is system-level study of a project?

40. What are the approaches for verifying design at the systemlevel?

41. What is register-transfer-level (RTL) system-leveldescription?

42. What are methods of verifying design at theregister-transfer- level?

43. What is a test bench?

44. What is code coverage?

45. What is functional coverage?

46. What is bug rate convergence?

47. What is design planning?

48. What are hard macro and soft macro?

49. What is hardware description language (HDL)?

50. What is register-transfer-level (RTL) description ofhardware?

51. What is standard cell? What are the differences amongstandard cell, gate-array, and sea-of-gate approaches?

52. What is an ASIC library?

53. What is logic synthesis?

54. What are the optimization targets of logic synthesis?

55. What is schematic or netlist?

56. What is the gate count of a design?

57. What is the purpose of test insertion during logicsynthesis?

58. What is the most commonly used model in VLSI circuittesting?

59. What are controllability and observability in a digitalcircuit?

60. What is a testable circuit?

61. What is the aim of scan insertion?

62. What is fault coverage? What is defect part per million(DPPM)?

63. Why is design for testability important for aproduct’s financial success?

64. What is chip power usage analysis?

65. What are the major components of CMOS power consumption?

66. What is power optimization?

67. What is VLSI physical design?

68. What are the problems that make VLSI physical design sochallenging?

69. What is floorplanning?

70. What is the placement process?

71. What is the routing process?

72. What is a power network?

73. What is clock distribution?

74. What are the key requirements for constructing a clocktree?

75. What is the difference between time skew and length skew ina clock tree?

76. What is scan chain?

77. What is scan chain reordering?

78. What is parasitic extraction?

79. What is delay calculation?

80. What is back annotation?

81. What kind of signal integrity problems do place and routetools handle?

82. What is cross-talk delay?

83. What is cross-talk noise?

84. What is IR drop?

85. What are the major netlist formats for designrepresentation?

86. What is gate-level logic verification before tapeout?

87. What is equivalence check?

88. What is timing verification?

89. What is design constraint?

90. What is static timing analysis (STA)?

91. What is simulation approach on timing verification?

92. What is the logical-effort-based timing closureapproach?

93. What is physical verification?

94. What are design rule check (DRC), design verification (DV)and geometry verification (GV)?

95. What is schematic verification (SV) or layout versusschematic (LVS)?

96. What is automatic test pattern generation (ATPG)?

97. What is tapeout?

98. What is yield?

99. What are the qualities of a good IC implementationdesigner?





Read More Show Less

Customer Reviews

Be the first to write a review
( 0 )
Rating Distribution

5 Star


4 Star


3 Star


2 Star


1 Star


Your Rating:

Your Name: Create a Pen Name or

Barnes & Noble.com Review Rules

Our reader reviews allow you to share your comments on titles you liked, or didn't, with others. By submitting an online review, you are representing to Barnes & Noble.com that all information contained in your review is original and accurate in all respects, and that the submission of such content by you and the posting of such content by Barnes & Noble.com does not and will not violate the rights of any third party. Please follow the rules below to help ensure that your review can be posted.

Reviews by Our Customers Under the Age of 13

We highly value and respect everyone's opinion concerning the titles we offer. However, we cannot allow persons under the age of 13 to have accounts at BN.com or to post customer reviews. Please see our Terms of Use for more details.

What to exclude from your review:

Please do not write about reviews, commentary, or information posted on the product page. If you see any errors in the information on the product page, please send us an email.

Reviews should not contain any of the following:

  • - HTML tags, profanity, obscenities, vulgarities, or comments that defame anyone
  • - Time-sensitive information such as tour dates, signings, lectures, etc.
  • - Single-word reviews. Other people will read your review to discover why you liked or didn't like the title. Be descriptive.
  • - Comments focusing on the author or that may ruin the ending for others
  • - Phone numbers, addresses, URLs
  • - Pricing and availability information or alternative ordering information
  • - Advertisements or commercial solicitation


  • - By submitting a review, you grant to Barnes & Noble.com and its sublicensees the royalty-free, perpetual, irrevocable right and license to use the review in accordance with the Barnes & Noble.com Terms of Use.
  • - Barnes & Noble.com reserves the right not to post any review -- particularly those that do not follow the terms and conditions of these Rules. Barnes & Noble.com also reserves the right to remove any review at any time without notice.
  • - See Terms of Use for other conditions and disclaimers.
Search for Products You'd Like to Recommend

Recommend other products that relate to your review. Just search for them below and share!

Create a Pen Name

Your Pen Name is your unique identity on BN.com. It will appear on the reviews you write and other website activities. Your Pen Name cannot be edited, changed or deleted once submitted.

Your Pen Name can be any combination of alphanumeric characters (plus - and _), and must be at least two characters long.

Continue Anonymously
Sort by: Showing 1 Customer Reviews
  • Anonymous

    Posted November 28, 2007

    A reviewer

    This is a great book for everyone who is currently involved or interested in chip design/implementation/verification/manufacture business. The book primarily focuses on concepts, not mathematic formulas. Concepts are the foundation. Without correct concepts in one's knowledge base, it is difficult to truly understand what is really going on behind the tools you are dealing with everyday, it is difficult to advance in any technical field (especially in this ultra-complicated chip design business). The intention of this book is 'broad' not necessarily 'deep'. The goal is to introduce all the key concepts needed to build up the foundation. To get involved deeper in any of the topics, the reader is equipped with basic knowledge so that he/she can consult more specialized resources (conference paper, journal paper, special-topic book, tool manual, datasheet, etc.) The unique features of this book: a) covering very board areas of IC design. It is a good reference source when someone needs an overview of this field. b) organizing in the question and answer fashion, needed information can be located quickly. Audience: a. IC integration engineer with several years' experience needs to see bigger picture, needs to expend his knowledge base, for further advance. b. IC circuit designer (transistor-level circuit designer, analog component designer and etc.) who needs to know what is going on in SoC integration area. c. IC testing engineer, product engineer, CAD support engineer who want to know more about chip development process. d. Process development researcher/engineer who wants to know what is happening in design. e. Project/business/marketing manager who needs the overview of this field, needs to know what is going on within design team (so that they can understand why 'over-budget, behind-schedule' always happens :)). f. University/college students (graduate student level) who want to pursuit career in the field of IC design. (The courses offered by universities usually focus on the basic knowledge and techniques needed for circuit design. There is hardly anything for large chip implementation.) g. Anyone who is interesting in knowing what is going on in the field of IC design. A book worth your money!

    Was this review helpful? Yes  No   Report this review
Sort by: Showing 1 Customer Reviews

If you find inappropriate content, please report it to Barnes & Noble
Why is this product inappropriate?
Comments (optional)