Writing Testbenches: Functional Verification of HDL Models / Edition 2

Writing Testbenches: Functional Verification of HDL Models / Edition 2

by Janick Bergeron
     
 

The Second Edition of Writing Testbenches, Functional Verification of HDL Models presents the latest verification techniques to produce fully functional first silicon ASICs, systems-on-a-chip (SoC), boards and entire systems.
From the Foreword:
Building on the first edition, " ...the most successful and popular contemporary verification textbook", the

See more details below

Overview

The Second Edition of Writing Testbenches, Functional Verification of HDL Models presents the latest verification techniques to produce fully functional first silicon ASICs, systems-on-a-chip (SoC), boards and entire systems.
From the Foreword:
Building on the first edition, " ...the most successful and popular contemporary verification textbook", the author raises the verification level of abstraction by introducing coverage-driven constrained random transaction-level self-checking testbenches - all made possible through the introduction of hardware verification languages (HVLs) such as e from Verisity and OpenVera from Synopsys...." (Harry Foster, Chief Architect, Verplex Systems, Inc.)
Topics included in the new Second Edition:
*Discussions on OpenVera and e;
*Approaches for writing constrainable random stimulus generators;
*Strategies for making testbenches self-checking;
*A clear blueprint of a verification process that aims for first time success;
*Recent advances in functional verification such as coverage-driven verification process;
*VHDL and Verilog language semantics;
*The semantics are presented in new verification-oriented languages;
*Techniques for applying stimulus and monitoring the response of a design;
*Behavioral modeling using non-synthesizeable constructs and coding style;
*Updated for Verilog 2001.

Read More

Product Details

ISBN-13:
9781402074011
Publisher:
Springer US
Publication date:
05/14/2009
Edition description:
2nd ed. 2003
Pages:
478
Product dimensions:
6.14(w) x 9.21(h) x 1.13(d)

Meet the Author


Janick Bergeron is the author of the Fatbrain.com bestseller Writing Testbenches: Functional Verification of HDL Models. He first worked on in-house simulation, synthesis, and static timing analysis tools at Nortel Networks in Ottawa, Canada. He was one of the architects of Nortel Networks' design verification process, which resulted in the first-time success of a completely new 10 GB ATM switch. Janick has been a methodology consultant for the past six years and has helped companies improve their verification processes, testbench implementations, and design quality. He has also helped verify various types of designs, including video CODECs, automated test equipment, and network components.

Table of Contents

About the Cover. Foreword. Preface. Why This Book Is Important. What This Book Is About. What Prior Knowledge You Should Have. Reading Paths. Choosing a Language: VHDL vs. Verilog. Hardware Verification Languages. And the Winner is... For More Information. Acknowledgements.
1: What is Verification? What is a Testbench? The Importance of Verification. Reconvergence Model. The Human Factor. What Is Being Verified? Functional Verification Approaches. Testing Versus Verification. Design and Verification Reuse. The Cost of Verification. Summary.
2: Verification Tools. Linting Tools. Simulators. Verification Intellectual Property. Waveform Viewers. Code Coverage. Functional Coverage. Verification Languages. Assertions. Revision Control. Issue Tracking. Metrics. Summary.
3: The Verification Plan. The Role of the Verification Plan. Levels of Verification. Verification Strategies. From Specification to Features. Directed Testbenches Approach. Coverage-Driven Random-Based Approach. Summary.
4: High-Level Modeling. Behavioral versus RTL Thinking. You Gotta Have Style! Structure of Behavioral Code. Data Abstraction. Object-Oriented Programming. Aspect-Oriented Programming. The Parallel Simulation Engine. Race Conditions. Verilog Portability Issues. Summary.
5: Stimulus and Response. Reference Signals. Simple Stimulus. Simple Output. Complex Stimulus. Bus-Functional Models. Response Monitors. Transaction-Level Interface. Summary.
6: Architecting Testbenches. Test Harness. VHDL Test Harness. Design Configuration. Self-Checking Testbenches. Directed Stimulus. Random Stimulus. Summary.
7: Simulation Management. Behavioral Models. Pass or Fail? Managing Simulations. Regression. Summary.
Appendix A: Coding Guidelines. Directory Structure. General CodingGuidelines. Naming Guidelines. HDL Coding Guidelines.
Appendix B: Glossary. Afterwords. Index.

Read More

Customer Reviews

Average Review:

Write a Review

and post it to your social network

     

Most Helpful Customer Reviews

See all customer reviews >