CMOS Cellular Receiver Front-Ends: From Specification to Realization deals with the design of the receive path of a highly-integrated CMOS cellular transceiver for the GSM-1800 cellular system. The complete design trajectory is covered, starting from the documents describing the standard down to the systematic development of CMOS receiver ICs that comply to the standard. The design of CMOS receivers is tackled at all abstraction levels: from architecture level, via circuit level, down to the device level, and the other way around.
- Different receiver architectures are compared with respect to integratability, achievable performance and required building block specifications.
- The requirements of the GSM-1800 standard are mapped onto a set of measurable specifications for a highly-integrated low-IF receiver and distributed among the different building blocks.
- Several circuit topologies are presented that realize the main functions of the receive path. The dynamics of the elementary specifications of these circuits are explained in terms of the operating point of the involved devices. Wherever possible, this is done using analytical expressions. Based on these insights, detailed sizing procedures are developed to systematically size these RF circuits for a set of specifications.
- The feasibility of meeting the requirements of today's high-end cellular standards is demonstrated in a mainstream submicron CMOS technology by the development of two highly-integrated GSM-1800 receivers.
- Attempts are made to reconcile the analog designer's and the RF designer's point of view on how to look at submicron CMOS transistors. Special attention is given to the fallacies and pitfalls of input matching in a CMOS context.
- A methodology for the systematic design of CMOS low-noise amplifiers is presented which is based on a bank of analytical equations for all important LNA specifications. The method is validated by the design of a low power, extremely low noise CMOS GPS LNA.
|Series:||The Springer International Series in Engineering and Computer Science , #661|
|Product dimensions:||6.10(w) x 9.25(h) x 0.03(d)|
Table of Contents
2. The DCS-1800 Communication System.
3. Receiver Architecture and Specifications.
4. Deep Submicron CMOS Transistors.
5. RF CMOS Design for Analog Designers.
6. Systematic CMOS LNA Design.
7. A 0.25 mum CMOS Receiver Prototype for DCS-1800 Cellular Communications.
8. A 0.8 dB NF, ESD-protected CMOS LNA.
9. A 2V CMOS DCS-1800 Receiver Front-End.
A. Noise Figure of Receiver Systems.
B. HDx and IMx Ratios based on Taylor Expansions of iDS.
C. Essentials of Two-port Noise Theory.