Title: From Contamination to Defects, Faults and Yield Loss: Simulation and Applications, Author: Jitendra B. Khare
Title: Hierarchical Modeling for VLSI Circuit Testing, Author: Debashis Bhattacharya
Title: Switch-Level Timing Simulation of MOS VLSI Circuits, Author: Vasant B. Rao
Title: High-Speed VLSI Interconnections, Author: Ashok K. Goel
Title: Mosfet Modeling For Vlsi Simulation: Theory And Practice, Author: Narain Arora