Title: Writing Testbenches: Functional Verification of HDL Models, Author: Janick Bergeron
Title: Writing Testbenches: Functional Verification of HDL Models, Author: Janick Bergeron
Title: Writing Testbenches using SystemVerilog, Author: Janick Bergeron
Title: Wireless Networks Information Processing and Systems: First International Multi Topic Conference, IMTIC 2008 Jamshoro, Pakistan, April 11-12, 2008 Revised Papers, Author: Dil Muhammad Akbar Hussain
Title: Windup in Control: Its Effects and Their Prevention, Author: Peter Hippe
Title: VLSI Synthesis of DSP Kernels: Algorithmic and Architectural Transformations, Author: Mahesh Mehendale
Title: VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design, Author: Ulrich Golze
Title: Virtual Components Design and Reuse, Author: Ralf Seepold
Title: VHDL Coding Styles and Methodologies, Author: Ben Cohen
Title: VHDL Coding Styles and Methodologies, Author: Ben Cohen
Title: VHDL Answers to Frequently Asked Questions, Author: Ben Cohen
Title: VHDL Answers to Frequently Asked Questions, Author: Ben Cohen
Title: Verilog: Frequently Asked Questions: Language, Applications and Extensions, Author: Shivakumar  S. Chonnad
Title: Verilog HDL Synthesis: A Practical Primer, Author: J. Bhasker
Title: Variable Structure and Lyapunov Control, Author: Alan S.I. Zinober
Title: Understanding Behavioral Synthesis: A Practical Guide to High-Level Design, Author: John P. Elliott
Title: True Visions: The Emergence of Ambient Intelligence, Author: Emile H.L. Aarts
Title: Topics in Non-Gaussian Signal Processing, Author: Edward J. Wegman
Title: TinyOS Programming, Author: Philip Levis
Title: The Verilog® Hardware Description Language, Author: Donald E. Thomas

Pagination Links