Title: Writing Testbenches using SystemVerilog / Edition 1, Author: Janick Bergeron
Title: Writing Testbenches: Functional Verification of HDL Models / Edition 2, Author: Janick Bergeron

Pagination Links