Title: Writing Testbenches: Functional Verification of HDL Models / Edition 2, Author: Janick Bergeron
Title: Writing Testbenches using SystemVerilog / Edition 1, Author: Janick Bergeron
Title: Windup in Control: Its Effects and Their Prevention / Edition 1, Author: Peter Hippe
Title: What Every Engineer Should Know About Developing Real-Time Embedded Products / Edition 1, Author: Kim R. Fowler
Title: VoIP Voice and Fax Signal Processing / Edition 1, Author: Sivannarayana Nagireddi
Title: VLSI: Systems on a Chip: IFIP TC10 WG10.5 Tenth International Conference on Very Large Scale Integration (VLSI '99) December 1-4, 1999, Lisboa, Portugal / Edition 1, Author: Luis Miguel Silveira
Title: VLSI Video/Image Signal Processing / Edition 1, Author: Takeo Nishitani
Title: VLSI Signal Processing Technology / Edition 1, Author: Magdy A. Bayoumi
Title: VLSI Design Methodologies for Digital Signal Processing Architectures / Edition 1, Author: Magdy A. Bayoumi
Title: VHDL: Hardware Description and Design / Edition 1, Author: Roger Lipsett
Title: VHDL: A logic synthesis approach / Edition 1, Author: D. Naylor
Title: VHDL Modeling for Digital Design Synthesis / Edition 1, Author: Yu-Chin Hsu
Title: VHDL for Simulation, Synthesis and Formal Proofs of Hardware / Edition 1, Author: Jean Mermet
Title: VHDL Designer's Reference / Edition 1, Author: Jean-Michel Bergï
Title: VHDL Coding Styles and Methodologies / Edition 2, Author: Ben Cohen
Title: VHDL Answers to Frequently Asked Questions / Edition 2, Author: Ben Cohen
Title: VHDL and FPLDs in Digital Systems Design, Prototyping and Customization / Edition 1, Author: Zoran Salcic
Title: Verilog� Quickstart: A Practical Guide to Simulation and Synthesis in Verilog / Edition 3, Author: James M. Lee
Title: Verilog: Frequently Asked Questions: Language, Applications and Extensions / Edition 1, Author: Shivakumar  S. Chonnad
Title: Verilog HDL: Digital Design and Modeling / Edition 1, Author: Joseph Cavanagh

Pagination Links