Metamodeling-Driven IP Reuse for SoC Integration and Microprocessor Design

Metamodeling-Driven IP Reuse for SoC Integration and Microprocessor Design

ISBN-10:
1596934247
ISBN-13:
9781596934245
Pub. Date:
06/01/2009
Publisher:
Artech House, Incorporated
ISBN-10:
1596934247
ISBN-13:
9781596934245
Pub. Date:
06/01/2009
Publisher:
Artech House, Incorporated
Metamodeling-Driven IP Reuse for SoC Integration and Microprocessor Design

Metamodeling-Driven IP Reuse for SoC Integration and Microprocessor Design

Hardcover

$142.0
Current price is , Original price is $142.0. You
$142.00 
  • SHIP THIS ITEM
    In stock. Ships in 1-2 days.
  • PICK UP IN STORE

    Your local store may have stock of this item.


Overview

This cutting-edge resource offers you an in-depth understanding of metamodeling approaches for the reuse of intellectual properties (IPs) in the form of reusable design or verification components. The book covers the essential issues associated with fast and effective integration of reusable design components into a system-on-a-chip (SoC) to achieve faster design turn-around time. Moreover, it addresses key factors related to the use of reusable verification IPs for a "write once, use many times" verification strategy - another effective approach that can attain a faster product design cycle.


Product Details

ISBN-13: 9781596934245
Publisher: Artech House, Incorporated
Publication date: 06/01/2009
Pages: 287
Product dimensions: 6.30(w) x 9.20(h) x 0.80(d)

About the Author

Deepak Abraham Mathaikutty works in the Microarchitecture Research Laboratory at Intel Corporation. He holds an M.S. and Ph.D. in computer engineering from the Virginia Polytechnic Institute and State University. Sandeep Shukla is an associate professor at the Virginia Polytechnic Institute and State University. He holds an M.S. and Ph.D. in computer science from the State University of New York at Albany.

Table of Contents

Introduction. Background. Related Work. A Metamodel for Component Composition. IP Reflection & Selection. Typing Problems in IP Composition. IP Composition. Checker Generation for IP Verification. A Metamodel for Microprocessors. Design Fault Directed Test Generation. Model-Driven System Level Validation. Conclusion & Future Work. Bibliography. Vita.

From the B&N Reads Blog

Customer Reviews