Noise-Shaping All-Digital Phase-Locked Loops: Modeling, Simulation, Analysis and Design
This book presents a novel approach to the analysis and design of all-digital phase-locked loops (ADPLLs), technology widely used in wireless communication devices. The authors provide an overview of ADPLL architectures, time-to-digital converters (TDCs) and noise shaping. Realistic examples illustrate how to analyze and simulate phase noise in the presence of sigma-delta modulation and time-to-digital conversion. Readers will gain a deep understanding of ADPLLs and the central role played by noise-shaping. A range of ADPLL and TDC architectures are presented in unified manner. Analytical and simulation tools are discussed in detail. Matlab code is included that can be reused to design, simulate and analyze the ADPLL architectures that are presented in the book.
1118004988
Noise-Shaping All-Digital Phase-Locked Loops: Modeling, Simulation, Analysis and Design
This book presents a novel approach to the analysis and design of all-digital phase-locked loops (ADPLLs), technology widely used in wireless communication devices. The authors provide an overview of ADPLL architectures, time-to-digital converters (TDCs) and noise shaping. Realistic examples illustrate how to analyze and simulate phase noise in the presence of sigma-delta modulation and time-to-digital conversion. Readers will gain a deep understanding of ADPLLs and the central role played by noise-shaping. A range of ADPLL and TDC architectures are presented in unified manner. Analytical and simulation tools are discussed in detail. Matlab code is included that can be reused to design, simulate and analyze the ADPLL architectures that are presented in the book.
109.99 In Stock
Noise-Shaping All-Digital Phase-Locked Loops: Modeling, Simulation, Analysis and Design

Noise-Shaping All-Digital Phase-Locked Loops: Modeling, Simulation, Analysis and Design

Noise-Shaping All-Digital Phase-Locked Loops: Modeling, Simulation, Analysis and Design

Noise-Shaping All-Digital Phase-Locked Loops: Modeling, Simulation, Analysis and Design

Paperback(Softcover reprint of the original 1st ed. 2014)

$109.99 
  • SHIP THIS ITEM
    In stock. Ships in 6-10 days.
    Not Eligible for Free Shipping
  • PICK UP IN STORE

    Your local store may have stock of this item.

Related collections and offers


Overview

This book presents a novel approach to the analysis and design of all-digital phase-locked loops (ADPLLs), technology widely used in wireless communication devices. The authors provide an overview of ADPLL architectures, time-to-digital converters (TDCs) and noise shaping. Realistic examples illustrate how to analyze and simulate phase noise in the presence of sigma-delta modulation and time-to-digital conversion. Readers will gain a deep understanding of ADPLLs and the central role played by noise-shaping. A range of ADPLL and TDC architectures are presented in unified manner. Analytical and simulation tools are discussed in detail. Matlab code is included that can be reused to design, simulate and analyze the ADPLL architectures that are presented in the book.

Product Details

ISBN-13: 9783319344416
Publisher: Springer International Publishing
Publication date: 12/31/2014
Series: Analog Circuits and Signal Processing
Edition description: Softcover reprint of the original 1st ed. 2014
Pages: 177
Product dimensions: 6.10(w) x 9.25(h) x 0.02(d)

Table of Contents

Introduction.- Phase Digitization in All-Digital PLLs.- A Unifying Framework for TDC Architectures.- Analytical Predictions of Phase Noise in ADPLLs.- Advantages of Noise Shaping and Dither.- Efficient Modeling and Simulation of Accumulator-Based ADPLLs.- Modelling and Estimating Phase Noise with Matlab.
From the B&N Reads Blog

Customer Reviews