Optimized ASIP Synthesis from Architecture Description Language Models / Edition 1

Optimized ASIP Synthesis from Architecture Description Language Models / Edition 1

ISBN-10:
1402056850
ISBN-13:
9781402056857
Pub. Date:
02/05/2007
Publisher:
Springer Netherlands
ISBN-10:
1402056850
ISBN-13:
9781402056857
Pub. Date:
02/05/2007
Publisher:
Springer Netherlands
Optimized ASIP Synthesis from Architecture Description Language Models / Edition 1

Optimized ASIP Synthesis from Architecture Description Language Models / Edition 1

$109.99
Current price is , Original price is $109.99. You
$109.99 
  • SHIP THIS ITEM
    In stock. Ships in 1-2 days.
  • PICK UP IN STORE

    Your local store may have stock of this item.


Overview

New software tools and a sophisticated methodology above RTL are required to answer the challenges of designing an optimized application specific processor (ASIP). This book offers an automated and fully integrated implementation flow and compares it to common implementation practice. Case-studies emphasise that neither the architectural advantages nor the design space of ASIPs are sacrificed for an automated implementation. Realizing a building block which fulfils the requirements on programmability and computational power is now efficiently possible for the first time.

Optimized ASIP Synthesis from Architecture Description Language Models inspires hardware designers as well as application engineers to design powerful ASIPs that will make their SoC designs unique.


Product Details

ISBN-13: 9781402056857
Publisher: Springer Netherlands
Publication date: 02/05/2007
Edition description: 2007
Pages: 182
Product dimensions: 6.10(w) x 9.25(h) x 0.02(d)

About the Author

Prof. Heinrich Meyr and Prof. Rainer Leupers have co-authored several books for Springer/Kluwer

Table of Contents

ASIP DESIGN METHODOLOGIES.- ASIP DESIGN BASED ON LISA.- A NEW ENTRY POINT FOR ASIP IMPLEMENTATION.- LISA FRONTEND.- INTERMEDIATE REPRESENTATION.- OPTIMIZATIONS BASED ON EXPLICIT ARCHITECTURAL INFORMATION.- CONFIGURABLE PROCESSOR FEATURES.- CASE STUDY: AN ASIP FOR TURBO DECODING.- CASE STUDIES: LEGACY CODE REUSE.- SUMMARY.
From the B&N Reads Blog

Customer Reviews