Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables

Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables

by Paul G. A. Jespers, Boris Murmann
ISBN-10:
1107192250
ISBN-13:
9781107192256
Pub. Date:
10/12/2017
Publisher:
Cambridge University Press
ISBN-10:
1107192250
ISBN-13:
9781107192256
Pub. Date:
10/12/2017
Publisher:
Cambridge University Press
Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables

Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables

by Paul G. A. Jespers, Boris Murmann
$116.0
Current price is , Original price is $116.0. You
$116.00 
  • SHIP THIS ITEM
    In stock. Ships in 1-2 days.
  • PICK UP IN STORE

    Your local store may have stock of this item.


Overview

Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS.

Product Details

ISBN-13: 9781107192256
Publisher: Cambridge University Press
Publication date: 10/12/2017
Pages: 338
Product dimensions: 7.05(w) x 9.96(h) x 0.79(d)

About the Author

Paul G. A. Jespers is a Professor Emeritus of the Université Catholique de Louvain, Belgium and a Life Fellow of the Institute of Electrical and Electronics Engineers (IEEE).

Boris Murmann is a Professor of Electrical Engineering at Stanford University, California, and a Fellow of the Institute of Electrical and Electronics Engineers (IEEE).

Table of Contents

1. Introduction; 2. Basic transistor modeling; 3. Basic sizing using the gm/ID methodology; 4. Noise, distortion, and mismatch; 5. Practical circuit examples I; 6. Practical circuit examples II.
From the B&N Reads Blog

Customer Reviews