Title: Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation: 10th International Workshop, PATMOS 2000, G�ttingen, Germany, September 13-15, 2000 Proceedings / Edition 1, Author: Dimitrios Soudris
Title: Formal Hardware Verification: Methods and Systems in Comparison / Edition 1, Author: Thomas Kropf
Title: Correct Hardware Design and Verification Methods: 13th IFIP WG 10.5Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3-6, 2005, Proceedings / Edition 1, Author: Dominique Borrione
Title: Introduction to Formal Hardware Verification / Edition 1, Author: Thomas Kropf
Title: Correct Hardware Design and Verification Methods: 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001 Livingston, Scotland, UK, September 4-7, 2001 Proceedings / Edition 1, Author: Tiziana Margaria
Title: Correct Hardware Design and Verification Methods: IFIP WG10.5 Advanced Research Working Conference, CHARME '95, Frankfurt, Germany, October 1995. Proceedings / Edition 1, Author: Paolo Enrico Camurati
Title: Correct Hardware Design and Verification Methods: 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L'Aquila, Italy, October 21-24, 2003, Proceedings / Edition 1, Author: Daniel Geist
Title: Hardware Specification, Verification and Synthesis: Mathematical Aspects: Mathematical Sciences Institute Workshop. Cornell University Ithaca, New York, USA. July 5-7, 1989. Proceedings / Edition 1, Author: Miriam Leeser
Title: Theoretical Foundations of VLSI Design, Author: K. McEvoy
Title: From Frequency to Time-Average-Frequency: A Paradigm Shift in the Design of Electronic Systems / Edition 1, Author: Liming Xiu
Title: PSPICE and MATLAB for Electronics: An Integrated Approach, Second Edition / Edition 2, Author: John Okyere Attia
Title: Timing Optimization Through Clock Skew Scheduling / Edition 1, Author: Ivan S. Kourtev
Title: Systematic Design of Analog IP Blocks / Edition 1, Author: Jan Vandenbussche
Title: Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation: 12th International Workshop, PATMOS 2002, Seville, Spain, September 11 - 13, 2002 / Edition 1, Author: Bertrand Hochet
Title: Evolutionary Algorithms for VLSI CAD / Edition 1, Author: Rolf Drechsler
Title: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings / Edition 1, Author: Vassilis Paliouras
Title: Symbolic Analysis and Reduction of VLSI Circuits / Edition 1, Author: Zhanhai Qin
Title: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings / Edition 1, Author: Jorge Juan Chico
Title: Verification by Error Modeling: Using Testing Techniques in Hardware Verification / Edition 1, Author: Katarzyna Radecka
Title: VLSI Algorithms and Architectures: 3rd Aegean Workshop on Computing, AWOC 88. Corfu, Greece, June 28 - July 1, 1988. Proceedings / Edition 1, Author: John H. Reif

Pagination Links