Title: Writing Testbenches using SystemVerilog, Author: Janick Bergeron
Title: Writing Testbenches: Functional Verification of HDL Models, Author: Janick Bergeron
Title: Writing Testbenches: Functional Verification of HDL Models, Author: Janick Bergeron
Title: System Specification & Design Languages: Best of FDL'02, Author: Eugenio Villar
Title: Electronic Chips & Systems Design Languages, Author: Jean Mermet
Title: System-on-Chip Methodologies & Design Languages, Author: Peter J. Ashenden
Title: System on Chip Design Languages: Extended papers: best of FDL'01 and HDLCon'01, Author: Anne Mignotte
Title: Modeling with an Analog Hardware Description Language, Author: H. Alan Mantooth
Title: Writing Testbenches using SystemVerilog, Author: Janick Bergeron
Title: Optimized ASIP Synthesis from Architecture Description Language Models, Author: Oliver Schliebusch
Title: Optimized ASIP Synthesis from Architecture Description Language Models, Author: Oliver Schliebusch
Title: Hardware Description Languages and their Applications: Specification, modelling, verification and synthesis of microelectronic systems, Author: Carlos Delgado Kloos
Title: Architecture Exploration for Embedded Processors with LISA, Author: Andreas Hoffmann
Title: High-Level System Modeling: Specification Languages, Author: Jean-Michel Bergé
Title: Higher-Level Hardware Synthesis, Author: Richard Sharp
Title: Analog and Mixed-Signal Hardware Description Language, Author: A. Vachoux
Title: The e Hardware Verification Language, Author: Sasan Iman
Title: Architecture Exploration for Embedded Processors with LISA, Author: Andreas Hoffmann
Title: System Specification & Design Languages: Best of FDL'02, Author: Eugenio Villar
Title: The e Hardware Verification Language, Author: Sasan Iman

Pagination Links