High Level Synthesis of ASICs under Timing and Synchronization Constraints

Computer—aided synthesis of digital circuits from behavioral level specifications offers an effective means to deal with increasing complexity of digital hardware design. High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses both theoretical and practical aspects in the design of a high—level synthesis system that transforms a behavioral level description of hardware to a synchronous logic—level implementation consisting of logic gates and registers.
High Lev...