Order History
Premium Membership & Rewards
Help Center / FAQ
Verilog HDL Synthesis: A Practical Primer
By J. Bhasker
Paperback
$37.47
(
$74.95
)Save 50%By J. Bhasker
Collect stamps to save with Rewards. 10 stamps = $5. Learn More
Select a store to view item availability.
With this book, you can:
- Start writing synthesizable Verilog models quickly.
- See what constructs are supported for synthesis and how these map to hardware so that you can get the desired logic.
- Learn techniques to help avoid having functional mismatches.
- Immediately start using many of the models for commonly used hardware elements described for your own use or modify these for your own application.
About the Author:
J. Bhasker is the chair of the IEEE PAR 1364.1 Verilog Synthesis Inte...